Stepped Transfer Gate Structure for CMOS Image Sensor Contact Area

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Highly integrated CMOS image sensors face issues with reduced contact area between the transfer gate and photodiode, leading to increased image transfer lag and signal noise due to the smaller size of the transfer gate.

Innovation Solution

A CMOS image sensor design featuring a transfer gate structure with a step shape, including a gate electrode and gate dielectric layer, where the gate electrode has lower, central, and upper portions contacting different impurity layers and an isolation layer, ensuring a wide contact area with the photodiode.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the transfer gate size is reduced to achieve higher integration, then device integration is improved, but the contact area between transfer gate and photodiode is reduced leading to increased transfer lag and noise

Engineering Contradiction:
Improvedevice integrationVSAvoidcontact area
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

The transfer gate electrode is designed with a stepped structure having multiple levels (first, second, and third portions) at different heights. This vertical dimensionality allows the electrode to contact the photodiode across multiple surfaces and depths, effectively increasing the contact area without expanding the horizontal footprint, thus resolving the contradiction between high integration and sufficient contact area.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The transfer gate electrode is segmented into multiple portions (first, second, third portions) at different heights, each contacting different regions of the photodiode. This segmentation allows the single electrode to establish multiple contact points with the photodiode, increasing the total contact area while maintaining a compact structure suitable for high integration.

Inventive Principle:
Principle #1Segmentation

2Productivity

If the transfer gate size is reduced, then device integration is improved, but image transfer lag increases

Engineering Contradiction:
Improvedevice integrationVSAvoidimage transfer lag
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

By utilizing the vertical dimension with a stepped electrode structure, the patent increases the contact area between the transfer gate and photodiode without increasing the horizontal device footprint. The larger contact area enables faster charge transfer, reducing image transfer lag while maintaining high device integration.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Productivity

If the transfer gate size is reduced, then device integration is improved, but signal noise increases

Engineering Contradiction:
Improvedevice integrationVSAvoidsignal noise
Core Design Contradiction:
ProductivityVSObject-generated harmful factors

Solution Approach 1:

The stepped electrode structure extends vertically to increase the contact area with the photodiode. This larger contact area improves the signal coupling between the photodiode and transfer gate, reducing signal noise while maintaining the compact form factor required for high device integration.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The design enhances the contact area between the transfer gate and photodiode, reducing image transfer lag and signal noise issues in CMOS image sensors.

Implementation Method 1

a photodiode including a first impurity layer and a second impurity layer sequentially formed on a substrate

Methodology Applied
Scientific EffectPhotoelectric effect: Photoelectric Effect

Data Source

PatentUS9337224B2CMOS image sensor and method of manufacturing the same
Publication Date: 2016.05.10 SAMSUNG ELECTRONICS CO LTD
  • US9337224B2 patent drawing
  • US9337224B2 patent drawing
  • US9337224B2 patent drawing

AI summary

A CMOS image sensor has a photodiode including first and second impurity layers sequentially formed on a substrate, an isolation layer on the second impurity layer, and a transfer gate structure through the second impurity layer. The transfer gate structure contacts a top surface of the first impurity layer and a portion of the second impurity layer and includes a bottom surface having a step shape.