Storage Controller Dynamic Clock Voltage Adjustment

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Data storage devices face challenges in managing power consumption across various operation states, leading to inefficiencies in energy usage, particularly when transitioning between idle and active modes.

Innovation Solution

A data storage device with a controller that dynamically adjusts the frequency of an internal clock and the level of internal voltage based on operation states, allowing it to operate in low speed or high speed modes as needed, thereby optimizing power usage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the data storage device operates in high speed mode with high frequency clock and high voltage, then data transmission speed is improved, but power consumption increases

Engineering Contradiction:
Improvedata transmission speedVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The controller dynamically adjusts the operating mode of the data storage device between low speed mode and high speed mode based on whether data transmission is required. This dynamic adjustment allows the system to optimize performance when needed while minimizing power consumption during idle periods, directly resolving the contradiction between speed and power usage.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes operational parameters (clock frequency and voltage level) based on the operating state. In high speed mode, high frequency clock and high voltage are applied for fast data transmission. In low speed mode, low frequency clock and low voltage are used to reduce power consumption. This parameter adjustment strategy enables the system to achieve both high performance and low power consumption at different times.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If the data storage device operates in low speed mode with low frequency clock and low voltage, then power consumption is reduced, but data transmission speed decreases

Engineering Contradiction:
Improvepower consumptionVSAvoiddata transmission speed
Core Design Contradiction:
Use of energy by moving objectVSSpeed

Solution Approach 1:

The data storage device periodically switches between low speed mode and high speed mode based on data transmission requirements. During idle periods, the device operates in low speed mode to minimize power consumption. When data transmission is detected, it switches to high speed mode. This periodic switching pattern allows the system to achieve low average power consumption while maintaining the capability for high-speed data transmission when needed.

Inventive Principle:
Principle #19Periodic action

3Use of energy by moving object

If the controller dynamically adjusts clock frequency and voltage level based on operation state, then power consumption is optimized, but device complexity increases

Engineering Contradiction:
Improvepower consumptionVSAvoidcontroller complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The controller automatically detects the operation state (whether data transmission is required) and self-adjusts the clock frequency and voltage level without external intervention. This self-service mechanism simplifies the overall system architecture by eliminating the need for external power management circuits, thereby optimizing power consumption without significantly increasing device complexity.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9324444B2Data storage device
Publication Date: 2016.04.26 SK HYNIX INC
  • US9324444B2 patent drawing
  • US9324444B2 patent drawing
  • US9324444B2 patent drawing

AI summary

A data storage device includes a nonvolatile memory device; and a controller electrically coupled with the nonvolatile memory device, and configured to control an operation of the nonvolatile memory device, wherein the controller is configured to change a frequency of an internal clock and a level of an internal voltage, according to whether data is being transmitted through a channel.