STT-MRAM Pulse-Width Control for Asymmetric Write Errors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing STT-MRAM technologies experience writing errors due to asymmetric writing error rate curves, leading to inefficiencies and potential data loss.
Innovation Solution
A semiconductor storage apparatus with a control circuit that performs writing control based on the asymmetric property of the writing error rate curve line with respect to the writing voltage of magnetization reversal memory devices, utilizing varying pulse widths for writing and erasing operations to minimize errors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a fixed pulse width voltage is applied to the magnetization reversal memory device, then the writing operation is simple, but the writing error rate is high due to asymmetric error rate curve
Solution Approach 1:
The patent applies dynamic pulse width adjustment based on the asymmetric writing error rate curve. Instead of using a fixed pulse width, the control circuit dynamically selects different pulse widths (first pulse width for first state, second pulse width for second state) to optimize writing reliability for each magnetic state transition, thereby resolving the contradiction between simplicity and reliability.
Solution Approach 2:
The patent changes the voltage pulse parameter (pulse width) according to the target magnetic state. By setting different pulse widths corresponding to different writing voltages on the asymmetric error rate curve, the system optimizes the writing operation for each state transition, reducing overall writing error rate while maintaining manageable control complexity.
2Reliability
If different pulse widths are used for writing and erasing operations, then writing error rate is reduced, but the control circuit becomes more complex
Solution Approach 1:
The patent segments the writing operation into two distinct cases based on the target magnetic state. The control circuit is designed to selectively apply different pulse widths for writing (setting/resetting) versus erasing operations, thereby optimizing reliability for each operation type while keeping the control logic segmented and manageable rather than monolithic and overly complex.
Solution Approach 2:
The control circuit performs preliminary determination of the required pulse width based on the operation type (writing vs. erasing) and target state before executing the voltage application. This preliminary action allows the system to optimize the pulse width selection in advance, reducing writing errors while maintaining clear and structured control circuit design.
3Use of energy by moving object
If standard writing control is used, then the operation is fast and simple, but power consumption is high due to repeated writing operations
Solution Approach 1:
The patent implements a feedback mechanism where the control circuit determines the initial magnetic state of the memory device before writing and adjusts the writing operation accordingly. By using feedback from the initial state determination, the system avoids unnecessary repeated writing operations, thereby reducing power consumption while maintaining or improving writing efficiency.
Solution Approach 2:
The control circuit performs preliminary determination of the initial magnetic state and required writing operation before actually applying the writing voltage. This preliminary action enables the system to optimize the writing process by avoiding redundant operations, thus reducing power consumption without sacrificing writing speed or efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution significantly reduces writing errors and enables high-speed operations with lower power consumption by optimizing pulse widths and selective erasing operations, enhancing data reliability and efficiency.
Implementation Method 1
STT-MRAM (Spin Transfer Torque Magnetic Random Access Memory) is known as a non-volatile memory
Implementation Method 2
a first switch device that controls a current to flow to the magnetization reversal memory device
Data Source
AI summary
A semiconductor storage apparatus according to one embodiment of the present disclosure includes a plurality of memory cells and a control circuit. Each of the memory cells includes a magnetization reversal memory device and a first switch device that controls a current to flow to the magnetization reversal memory device. The control circuit performs a writing control based on an asymmetric property of a writing error rate curve line with respect to a writing voltage of the magnetization reversal memory device.