STT-MRAM Redundancy Logic for Real-Time Bit Defect Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional error correction methods for STT-MRAM memory devices are inefficient in real-time detection and correction of bit failures, particularly at high defect rates, as they require significant overhead in peripheral circuits and do not address defects discovered on-the-fly, leading to potential system crashes and data corruption.
Innovation Solution
The implementation of a system that adds redundant bits to each codeword in the memory, allowing for real-time detection and correction of defective bits by mapping them to redundant bits during read and write operations, eliminating the need for storing defective bit locations and enabling on-the-fly error correction.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional error correction methods are used for STT-MRAM memory devices, then data integrity can be maintained, but significant overhead in peripheral circuits is required and defects cannot be corrected in real-time
Solution Approach 1:
The memory array is divided into multiple banks, with dedicated sense amplifiers and redundancy logic for each bank. This segmentation allows parallel error detection and correction operations, reducing the overhead burden on a single centralized error correction unit while maintaining data integrity across the entire memory device.
Solution Approach 2:
Redundancy logic acts as an intermediary between the sense amplifiers and the memory cells. This intermediary component receives data from sense amplifiers, performs real-time error detection and correction using stored redundancy information, and outputs corrected data, thereby eliminating the need for complex peripheral error correction circuits.
2Reliability
If conventional error correction methods are used, then errors can be detected, but real-time correction of defects discovered on-the-fly is not achieved
Solution Approach 1:
Redundancy information is pre-stored in dedicated redundancy logic before errors occur. When a defect is detected by sense amplifiers during normal operation, the redundancy logic immediately uses this pre-prepared redundancy information to correct the error, enabling real-time correction without requiring additional time for error analysis or data reconstruction.
Solution Approach 2:
The memory device performs self-diagnosis and self-correction through integrated sense amplifiers that continuously monitor data integrity and redundancy logic that automatically corrects detected errors. This self-service mechanism eliminates the need for external error correction interventions, achieving real-time correction of on-the-fly defects without system downtime.
3Quantity of substance
If the window between distributions of acceptable high and low resistive bits is narrow, then memory density is increased, but sense amplifier speed is reduced
Solution Approach 1:
Sense amplifier reference levels are dynamically adjusted based on the actual resistance distribution of stored data. By adapting the reference parameters to match the narrow distribution window, the sense amplifiers can accurately distinguish between high and low resistive states even when the window is narrow, thereby maintaining high memory density while preserving fast operation speeds.
Solution Approach 2:
A feedback mechanism continuously monitors the resistance distributions of high and low resistive bits and adjusts the sense amplifier reference levels accordingly. This feedback loop ensures that the sense amplifiers operate with optimized reference points that match the actual data distribution, enabling rapid and accurate detection even when the distribution window is narrow, thus maintaining both high density and fast speed.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively corrects bit defects in real-time, reduces the overhead in peripheral circuits, and extends the lifetime of the memory chip by continuously addressing defects over its operational period, enhancing data integrity and reliability.
Implementation Method 1
Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell change due to the orientation of the magnetic fields of the two layers
Implementation Method 2
If a spin-polarized current is passed to the magnetic region of a free layer in the magnetic tunnel junction device, the electrons will transfer a portion of their spin-angular momentum to the magnetization layer to produce a torque on the magnetization of the free layer
Implementation Method 3
The electrical resistance is typically referred to as tunnel magnetoresistance (TMR) which is a magnetoresistive effect that occurs in a MTJ
Data Source
AI summary
A method for correcting bit defects in a memory array is disclosed. The method comprises determining a margin area associated with a resistance distribution for the memory array, wherein the resistance distribution comprises a distribution of bit-cell resistances for all bits comprising the memory array, wherein the margin area is a bandwidth of bit-cell resistances centered around a reference point associated with a sense amplifier, wherein the bit-cell resistances of memory bit-cells associated with the margin area are ambiguous. The method further comprises forcing the bit-cell resistances of memory bit-cells associated with the margin area to short circuits. Finally, the method comprises replacing each short-circuited memory bit-cell with a corresponding redundant bit in the codeword associated with the short-circuited memory bit-cell.