Sub-Amplifier Error Correction Circuit for PA Linearity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power amplifiers in wireless communication systems face a trade-off between efficiency and linearity, with existing error correction methods like pre-distortion and feedforward error correction having limitations in reducing distortion and power consumption.

Innovation Solution

The proposed amplifier error correction circuit employs a plurality of sub-amplifiers, including at least one cascode amplifier, to minimize power loss and improve directivity over a wide frequency range, reducing the insertion loss and power consumption of the error amplifier.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If feedforward error correction is used to reduce distortion, then linearity is improved, but power consumption increases due to EPA power requirements

Engineering Contradiction:
ImprovelinearityVSAvoidpower consumption
Core Design Contradiction:
Manufacturing precisionVSUse of energy by moving object

Solution Approach 1:

The error correction function is divided into multiple sub-amplifiers (first sub-amplifier, second sub-amplifier, etc.) that operate in parallel. Each sub-amplifier handles a portion of the error correction task, allowing the system to achieve the required linearity improvement while distributing and reducing the power consumption burden on any single amplifier component.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent changes the operating parameters of the error correction system by introducing multiple sub-amplifiers with different gain parameters. This allows the system to achieve the same error correction performance with lower individual power consumption, as each sub-amplifier operates at optimized parameter levels rather than requiring one high-power amplifier.

Inventive Principle:
Principle #35Parameter changes

2Loss of energy

If coupling factor is reduced to improve insertion loss, then IL is improved, but more power is needed from EPA

Engineering Contradiction:
Improveinsertion lossVSAvoidEPA power
Core Design Contradiction:
Loss of energyVSPower

Solution Approach 1:

The error correction path is segmented into multiple sub-amplifiers that process error signals in parallel. This segmentation allows the system to achieve the required error correction capability while maintaining lower insertion loss, as the distributed architecture reduces the power loss associated with signal coupling and transmission.

Inventive Principle:
Principle #1Segmentation

3Use of energy by moving object

If PA efficiency is enhanced to reduce power consumption, then power consumption is reduced, but linearity deteriorates and distortion increases

Engineering Contradiction:
Improvepower consumptionVSAvoidlinearity
Core Design Contradiction:
Use of energy by moving objectVSManufacturing precision

Solution Approach 1:

Multiple sub-amplifiers are introduced as intermediary components between the main power amplifier and the output. These sub-amplifiers act as mediators that correct the distortion produced by the efficient but nonlinear main PA, thereby maintaining both power efficiency and signal linearity simultaneously.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system changes the operational parameters by using multiple sub-amplifiers with optimized gain settings. This parameter optimization allows the main PA to operate at high efficiency while the sub-amplifiers compensate for nonlinearity, achieving both low power consumption and high linearity.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS20240313709A1Amplifier error correction circuit
Publication Date: 2024.09.19 TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)
  • US20240313709A1 patent drawing
  • US20240313709A1 patent drawing
  • US20240313709A1 patent drawing

AI summary

Amplifier error correction circuits are disclosed, including in an example an amplifier error correction circuit. The amplifier error correction circuit comprises a plurality of sub-amplifiers, a first input adapted to receive an output signal of an amplifier circuit, and an error signal input adapted to receive an error signal indicative of an error in the output signal of the amplifier circuit. The amplifier error correction circuit also comprises a sub-amplifier input signal preparation circuit adapted to provide a respective portion of the error signal to each of the sub-amplifiers, and an output signal combining circuit adapted to combine outputs of the sub-amplifiers with the output signal of the amplifier circuit and to provide a combined signal to an output of the amplifier correction circuit. At least one of the sub-amplifiers comprises a cascode amplifier.