Switched Capacitor Timing for Cleaner VCO Frequency Tuning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Switched capacitor circuits in modern communication systems face issues with junction capacitance effects and accidental transistor turn-on, degrading the performance of voltage-controlled oscillators (VCOs) due to large on-chip inductor areas and capacitance variations, necessitating an innovative circuit design that improves switching quality without increasing layout area.
Innovation Solution
A switched capacitor circuit utilizing a delayed control signal and an inverting control signal for switching operations, which includes an inverter, capacitors, and switch units, selectively coupling input signals based on control and inverting control signals to prevent accidental transistor turn-on and reduce junction capacitance effects, while maintaining a compact layout.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If a switched capacitor array is used to generate discrete switch capacitance values, then the oscillation frequency can be adjusted without increasing layout area, but junction capacitance effect occurs and transistors may turn on accidentally
Solution Approach 1:
A delay unit is introduced to delay the control signal before it reaches the switch unit. This preliminary action ensures that the control signal arrives at the switch unit after the sampling phase has completed, preventing accidental turn-on during the sampling period and eliminating the need for complex timing control circuits.
Solution Approach 2:
The switched capacitor circuit is divided into distinct functional sections: a sampling circuit with first switch units, a delay unit for timing control, and a second switch unit for the switched capacitor array. This segmentation allows independent optimization of each section, improving overall switching quality while maintaining frequency adjustability.
2Area of stationary object
If conventional switched capacitor circuits are used, then layout area is minimized, but junction capacitance effect degrades VCO performance
Solution Approach 1:
A delay unit is introduced as an intermediary component between the control signal source and the switch units. This intermediary delays the control signal timing, ensuring that switching operations occur at the correct phase and preventing junction capacitance effects from degrading the oscillation frequency accuracy.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The proposed solution achieves a high quality factor for differential switched capacitor circuits, avoids junction capacitance, and prevents accidental switch unit activation, enhancing oscillation frequency accuracy and signal purity without increasing layout area or requiring complex configurations.
Implementation Method 1
an inverter arranged to receive a control signal to generate an inverting control signal corresponding to the control signal
Implementation Method 2
a first switch unit arranged to receive a first input signal and a second input signal, and selectively couple the second input signal to a first node according to the first input signal
Implementation Method 3
a first capacitor coupled between a first output port and a first node
Data Source
AI summary
A switched capacitor circuit includes an inverter, a first capacitor, and a first switch unit. The inverter is arranged to receive a control signal to generate an inverting control signal corresponding to the control signal. The first capacitor is coupled between a first output port and a first node. The first switch unit is arranged to receive a first input signal and a second input signal, and selectively couple the second input signal to the first node according to the first input signal. The first input signal is determined by one of the control signal and the inverting control signal, and the second input signal is determined by the other of the control signal and the inverting control signal.