Thin Film Transistor Array Panel With Etch Stopper Channel Design
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The manufacturing of high-performance thin film transistor array panels is limited by low charge mobility in amorphous silicon and high cost, low uniformity, and size constraints in polysilicon-based panels, which also deteriorate the aperture ratio when attempting to increase channel width.
Innovation Solution
A thin film transistor array panel design featuring a substrate with gate lines, a semiconductor layer, a gate insulating layer, an etching stopper, data wiring, and passivation layers, where the etching stopper includes non-parallel contact holes and a channel width greater than the shortest overlap distance, allowing increased channel width without enlarging the transistor size.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the channel width of the thin film transistor is increased to improve electron mobility, then the charge mobility is improved, but the size of the entire thin film transistor increases and the aperture ratio deteriorates
Solution Approach 1:
The patent introduces a multi-dimensional approach by creating a three-dimensional channel structure through recess formation and selective epitaxial growth. The channel extends in multiple spatial dimensions (depth into the substrate, width across the gate, and vertical height of the epitaxial layer), allowing increased effective channel width and volume without proportionally increasing the planar footprint, thus improving electron mobility while maintaining aperture ratio.
Solution Approach 2:
The patent implements nesting by placing the semiconductor layer and channel structure within a recess formed in the substrate. The epitaxial semiconductor layer is grown within the recess boundaries, and the gate electrode is positioned above the recess, creating a nested configuration where the active channel is embedded within the substrate structure rather than occupying additional planar space.
2Ease of manufacture
If amorphous silicon is used as the semiconductor material, then the manufacturing cost is reduced, but the charge mobility is limited
Solution Approach 1:
The patent changes the physical and chemical parameters of the semiconductor material by transitioning from amorphous silicon to epitaxial crystalline semiconductor material. This parameter change includes altering the crystalline structure, purity, and defect density, which fundamentally improves charge mobility while maintaining compatibility with cost-effective manufacturing processes through selective epitaxial growth techniques.
Solution Approach 2:
The patent employs composite material strategies by combining different semiconductor materials (such as silicon-germanium or other group IV elements) in the epitaxial layer to optimize both electrical properties and manufacturing characteristics. The composite structure allows tuning of charge mobility through material composition while controlling growth conditions to maintain manufacturing efficiency.
3Reliability
If polysilicon is used to achieve high charge mobility, then the electron mobility is improved, but the manufacturing cost increases and uniformity decreases
Solution Approach 1:
The patent replaces the mechanical/thermal processes required for polysilicon crystallization with a chemical vapor deposition-based epitaxial growth process. This substitution eliminates the need for high-temperature annealing and mechanical stress control associated with polysilicon, reducing manufacturing complexity and improving uniformity while achieving comparable or superior charge mobility through controlled epitaxial crystal growth.
Data Source
AI summary
A thin film transistor array panel includes: a substrate; gate lines on the substrate, each of the gate lines including a gate electrode; a semiconductor layer on the substrate; an etching stopper on the semiconductor layer; a data wiring layer on the substrate and including a data line, a source electrode connected to the data line, and a drain electrode; and a passivation layer covering the source electrode, the drain electrode, and the etching stopper, where the etching stopper includes an etching prevention portion between the source electrode and the drain electrode, a shortest distance A between an upper side and a lower side of an overlap area where the etching prevention portion and the semiconductor layer overlap one another is represented by a straight line in a plane view, and a width of a channel portion of the semiconductor layer is greater than the shortest distance A.