TFT Conductive Pattern Layout to Reduce LCD Feed-Through Flicker

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Traditional LCD devices suffer from parasitic capacitance between the gate electrode and drain electrode, leading to a feed-through effect that causes image flicker, reducing display quality.

Innovation Solution

The design includes a conductive pattern with specific shapes, such as L-shaped or U-shaped active layers and conductive patterns, which reduce parasitic capacitance by optimizing the overlap and spacing between conductive elements, thereby minimizing the feed-through effect.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If traditional thin film transistor structure is used, then device fabrication is simple, but parasitic capacitance between gate electrode and drain electrode causes feed-through effect and image flickering

Engineering Contradiction:
Improvedevice fabrication simplicityVSAvoidparasitic capacitance
Core Design Contradiction:
Ease of manufactureVSObject-affected harmful factors

Solution Approach 1:

The conductive pattern extends in the second direction (vertical dimension) to overlap with the active layer, creating a three-dimensional structure that reduces parasitic capacitance by changing the spatial relationship between conductive elements

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The conductive pattern has an asymmetric shape with a third side that is not parallel to the first direction and not perpendicular to the first direction, creating an optimized geometric configuration that minimizes parasitic capacitance while maintaining electrical functionality

Inventive Principle:
Principle #4Asymmetry

2Object-affected harmful factors

If conductive pattern with specific shape is used, then parasitic capacitance is reduced, but device structure becomes more complex

Engineering Contradiction:
Improveparasitic capacitanceVSAvoidconductive pattern structure
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The conductive pattern is divided into multiple sides (first side, second side, third side) with specific geometric relationships, allowing each segment to be optimized independently while working together to reduce parasitic capacitance

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different portions of the conductive pattern have different geometric characteristics - the first and second sides extend in the first direction while the third side has a specific angular relationship, creating local geometric variations that optimize capacitance reduction

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design effectively reduces parasitic capacitance, preventing image flickers and enhancing the performance of the display device by improving image stability and quality.

Implementation Method 1

since there is parasitic capacitance between the gate electrode and the drain electrode of the traditional thin film transistor, the pixel element is apt to be affected by the parasitic capacitance during operation

Methodology Applied
Scientific EffectParasitic capacitance: Capacitance

Data Source

PatentUS20240280872A1Electronic device
Publication Date: 2024.08.22 INNOLUX CORP
  • US20240280872A1 patent drawing
  • US20240280872A1 patent drawing
  • US20240280872A1 patent drawing

AI summary

The electronic device includes a substrate; an active layer disposed above the first substrate; a first signal line disposed above the substrate and overlapped with the active layer; and a conductive pattern disposed above the substrate. The conductive pattern includes a first side extending in a first direction, a second side extending in the first direction, and a third side connected between the first side and the second side, and wherein the third side includes a part that the part is not parallel to the first direction and not perpendicular to the first direction, and the part is located out of the first signal line and overlapped with the active layer.