Thin Film Transistor Substrate Segmented Overlap for Parasitic Capacitance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional LCD display panels face challenges in reducing parasitic capacitance and improving display quality, which affects the consistency of liquid crystal molecule tilt angles and electrical performance.
Innovation Solution
The display panel design features source electrodes with specific areas, sizes, and shapes, including overlapping regions with concaves, to reduce parasitic capacitance and enhance the consistency of liquid crystal molecule tilt angles, thereby improving optical and electrical performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-generated harmful factors
If the overlapping region of data lines and scan lines is reduced, then parasitic capacitance is reduced, but the area for liquid crystal molecule control is compromised
Solution Approach 1:
The overlapping region is segmented into multiple sub-regions with different functions: a first overlapping region for signal transmission and a second overlapping region for liquid crystal control. This segmentation allows the patent to reduce overall parasitic capacitance while maintaining sufficient area for liquid crystal molecule tilt control by distributing the overlapping region's functionality across distinct zones.
Solution Approach 2:
Different portions of the overlapping region are assigned different qualities and functions. The first overlapping region (with smaller area) is optimized for reducing parasitic capacitance, while the second overlapping region (with larger area) is optimized for liquid crystal molecule control. This local differentiation resolves the contradiction by allowing each sub-region to excel at its specific function.
2Reliability
If the source electrode area is reduced to reduce parasitic capacitance, then electrical performance is improved, but the electrode's ability to control liquid crystal molecules is compromised
Solution Approach 1:
The source electrode is segmented into multiple portions with different areas and functions. The first source electrode portion has a smaller area optimized for reducing parasitic capacitance and improving electrical performance, while the second source electrode portion has a larger area optimized for controlling liquid crystal molecules. This segmentation resolves the contradiction by allowing each portion to fulfill its specific role.
Solution Approach 2:
Different portions of the source electrode are assigned different local qualities: the first portion is designed with smaller area for optimal electrical performance and reduced parasitic capacitance, while the second portion is designed with larger area for optimal liquid crystal control. This local differentiation allows the electrode to simultaneously achieve both electrical performance and control effectiveness.
3Manufacturing precision
If the display panel achieves high display quality, then consumer requirements are met, but parasitic capacitance increases affecting liquid crystal molecule tilt consistency
Solution Approach 1:
The display panel structure is segmented into distinct functional regions: signal transmission regions with minimized overlapping for low parasitic capacitance, and control regions with optimized overlapping for high display quality. This segmentation allows the patent to achieve high display quality through precise control in dedicated regions while maintaining low parasitic capacitance in signal transmission regions.
Solution Approach 2:
Different regions of the display panel are assigned different local qualities optimized for their specific functions. Regions requiring high display quality have optimized overlapping structures for liquid crystal control, while regions requiring low parasitic capacitance have minimized overlapping. This local optimization resolves the contradiction by allowing each region to excel at its primary function.
Data Source
AI summary
A display panel is disclosed, which comprises: a first substrate; a scan line disposing on the first substrate; a data line disposing on the first substrate and overlapping with the scan line to form a first overlapping region; and an active layer disposing between the scan line and the data line and overlapping with the scan line and the data line to form a second overlapping region, wherein the second overlapping region locates in the first overlapping region and has a via, wherein an edge of the scan line has a first length along a substantial extension direction of the scan line in the first overlapping region, the active layer has a second length along a substantial extension direction of the scan line in the second overlapping region, and the second length is greater than the first length.


