Three-Port MTJ Structure With Segmented Barrier Layers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional magnetic tunnel junction (MTJ) devices face challenges in maintaining read margins and data stability due to the lack of distinct resistance levels between write and read paths, which can lead to data disturbance during read operations.
Innovation Solution
A three-port MTJ structure is introduced, featuring separate write and read paths with distinct barrier layers, where the write path has a thin barrier layer for low resistance and the read path has a thick or double barrier layer for enhanced resistance sensing, allowing for improved read sensing margins without increasing write voltage or current.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a single barrier layer is used in conventional MTJ devices, then the device structure is simple, but the resistance level gap between write and read paths is insufficient leading to poor read margins
Solution Approach 1:
The barrier layer is segmented into two distinct layers: a first barrier layer for the write path and a second barrier layer for the read path. This segmentation allows each path to have optimized resistance characteristics, with the write path having lower resistance for efficient writing and the read path having higher resistance for better sensing margin.
Solution Approach 2:
Different barrier layers are assigned to different functional paths within the MTJ device. The first barrier layer is optimized for write operations with thinner thickness to reduce resistance, while the second barrier layer is optimized for read operations with greater thickness to increase resistance and improve read sensing margin. This local differentiation of quality resolves the contradiction between simple structure and adequate read margin.
2Measurement precision
If a thick barrier layer is used to increase resistance for better read sensing, then read margin is improved, but write current requirement increases
Solution Approach 1:
The barrier layer is divided into two separate layers with different thicknesses optimized for their respective functions. The first barrier layer (write path) is thinner to maintain low resistance and reduce write current requirements, while the second barrier layer (read path) is thicker to provide high resistance for improved read sensing margin. This segmentation resolves the contradiction by allowing each path to have independently optimized characteristics.
Solution Approach 2:
The patent applies different barrier layer thicknesses to different functional paths: a thin first barrier layer for the write path to minimize energy consumption, and a thick second barrier layer for the read path to maximize sensing margin. This local quality differentiation allows the device to achieve both low write current and high read margin simultaneously.
3Measurement precision
If separate write and read paths are implemented with different barrier layers, then read sensing margin is improved, but device structure becomes more complex
Solution Approach 1:
The barrier layer is segmented into two distinct layers deposited in sequence, with the first barrier layer forming the write path and the second barrier layer forming the read path. This segmentation enables separate optimization of write and read characteristics while maintaining a relatively compact device structure.
Solution Approach 2:
The patent combines multiple barrier layers into a single integrated MTJ structure, where the first and second barrier layers are deposited sequentially and function together within the same device architecture. This merging approach achieves the benefits of separate optimized paths while avoiding the complexity of completely separate devices.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The three-port MTJ structure provides a large resistance level gap between high and low resistance states, enabling easy voltage sensing and reducing data disturbance during read operations while maintaining low write voltage or current requirements.
Implementation Method 1
The electrical resistance of an MTJ depends on whether the free layer magnetization and fixed layer magnetization are parallel or anti-parallel with each other
Implementation Method 2
The storage elements are formed from two ferromagnetic layers separated by a tunneling layer
Implementation Method 3
One of the two ferromagnetic layers, which is referred to as the fixed layer or pinned layer, has a magnetization that is fixed in a particular direction. The other ferromagnetic magnetic layer, which is referred to as the free layer, has a magnetization direction that can be altered
Implementation Method 4
To write data in STT MRAM, a write current with a specific direction of write '1' or '0', which exceeds a critical switching current, is applied through an MTJ. The write current exceeding the critical switching current is sufficient to change the magnetization direction of the free layer
Data Source
AI summary
A two-transistor one-MTJ (2T1MTJ) three port structure includes two separate pin layer structures coupled to one free layer structure. The pin layer structures may include an anti-ferromagnetic layer (AFM) layer coupled to a pin layer. The free layer structure includes free layer coupled to a barrier layer and a cap layer. The free layer structure may include a thin barrier layer coupled to each of the pin layer stacks. The three port MTJ structure provides separate write and read paths which improve read sensing margin without increasing write voltage or current. The three port MTJ structure may be fabricated with a simple two step MTJ etch process.