Tiled Reconfigurable Circuitry for Parallel Processing Bottlenecks
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The high cost and power inefficiency of ASICs, coupled with the performance and reconfigurability limitations of FPGAs, create challenges in implementing customized logic circuits effectively in parallel processing environments.
Innovation Solution
A tiled integrated circuit architecture featuring processors, switches, and reconfigurable logic, where tiles are interconnected to form a network, allowing for efficient data transfer and reconfiguration, with independent bit-level connections and varying clock speeds, enabling flexible computation and communication.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If FPGAs are used for reconfigurable logic circuits, then reconfigurability is improved, but cost and power consumption increase significantly
Solution Approach 1:
The system divides the reconfigurable logic into separate tiles that can be independently configured and powered. Each tile contains its own reconfigurable logic units, allowing selective activation of only the segments needed for a given application, thereby reducing overall power consumption while maintaining reconfigurability.
Solution Approach 2:
The reconfigurable logic units can dynamically change their configuration and operational state based on the application requirements. The system allows runtime reconfiguration of logic units between different logical functions, enabling the same hardware to adapt to different computational tasks without requiring full-power operation of all units simultaneously.
2Adaptability or versatility
If FPGAs are used for reconfigurable logic circuits, then reconfigurability is improved, but performance deteriorates compared to ASICs
Solution Approach 1:
The system segments the processing workload across multiple tiles, each containing reconfigurable logic units. By distributing computations across many parallel processing elements rather than using a single monolithic structure, the system achieves both reconfigurability and improved throughput performance.
Solution Approach 2:
The reconfigurable logic units can change their operational parameters such as clock frequency, data path width, and logic function type to optimize performance for specific applications. This parameter flexibility allows the system to approach ASIC-level performance for targeted workloads while maintaining FPGA-like reconfigurability.
3Productivity
If ASICs are used for customized logic circuits, then performance is improved, but cost and reconfigurability worsen
Solution Approach 1:
The system creates a universal processing platform where the same tile architecture can be configured to perform multiple different logical functions. Each tile contains universal reconfigurable logic units that can be programmed to implement various computational operations, replacing the need for multiple specialized ASICs.
Solution Approach 2:
The system introduces dynamic reconfigurability that allows the logic units to change their function during operation or between operations. This dynamic capability enables a single hardware platform to adapt to different applications, providing ASIC-level performance for each specific task while maintaining the ability to reconfigure for future tasks.
4Adaptability or versatility
If reconfigurable logic units are added to tiles, then adaptability is improved, but device complexity increases
Solution Approach 1:
The system segments the reconfigurable logic into modular units that are integrated within each tile. This segmentation allows the complexity to be distributed and managed at the tile level rather than requiring a single complex control structure, making the overall system more manageable despite the added reconfigurability capabilities.
Data Source
AI summary
An integrated circuit includes a plurality of tiles. Each tile includes a processor, a switch including switching circuitry to forward data over data paths from other tiles to the processor and to switches of other tiles, and reconfigurable logic that includes one or more connections to the switch.