TRAM Array Segmentation and Current Limiting for Write Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current thyristor-based random access memory (TRAM) systems face issues with write voltage crashes due to high current spikes on the word-line during multiple bit writes, impacting read speed and write efficiency, as the increased current causes a voltage drop that affects subsequent write operations.
Innovation Solution
Implementing a TRAM array with a current limiter coupled to each data line, where a selector is used to control the write operation, limiting the current to only what is necessary for a single TRAM element, thereby preventing voltage crashes by generating current locally on the data line and local word-line, rather than globally on the word-line.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If multiple bits are written in parallel on a single word line, then write efficiency is improved, but voltage crash occurs due to high current spikes
Solution Approach 1:
The patent divides the word line into multiple segments (first word line segment and second word line segment) that are electrically disconnected during write operations. This segmentation allows independent current control for different bit positions, enabling parallel writes without voltage crashes. Each segment can be activated separately, so current spikes in one segment do not affect other segments.
Solution Approach 2:
The patent implements different current characteristics for different segments of the word line. The first word line segment is configured for a first current level while the second word line segment is configured for a second current level. This local differentiation allows optimized current delivery to each segment based on its specific write requirements, preventing excessive current anywhere in the system.
2Speed
If high current is applied to write multiple bits simultaneously, then write speed is improved, but voltage drop on word line increases
Solution Approach 1:
By segmenting the word line into electrically disconnected segments, the patent enables simultaneous write operations across different segments without the cumulative current causing excessive voltage drop. Each segment operates independently with controlled current levels, maintaining sufficient voltage for all write operations to complete successfully.
Solution Approach 2:
The patent applies write voltage and current to the first word line segment before activating the second word line segment. This preliminary action ensures that the first segment completes its write operation before the second segment begins, preventing voltage drops from affecting the first segment's write completion while still enabling parallel operation overall.
3Ease of operation
If current is not limited during write operation, then write simplicity is maintained, but current spikes damage thyristors and bit lines
Solution Approach 1:
The patent introduces current limiting circuitry as an intermediary component between the word line and the thyristor cells. This intermediary actively regulates the current flowing through each word line segment, preventing current spikes from reaching the thyristors and bit lines while maintaining the simplicity of the overall write operation architecture.
Solution Approach 2:
The patent implements current limiting through feedback mechanisms that monitor the current flowing through each word line segment and adjust it accordingly. This feedback control ensures that current remains within safe limits for the thyristors and bit lines while still enabling efficient parallel write operations.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution allows for simultaneous writing to multiple elements without voltage crashes, ensuring stable write operations and preventing damage to thyristors and bit lines by limiting the maximum current, thus maintaining efficient write operations and preventing voltage drops.
Implementation Method 1
a current limiter coupled to each data line, where a selector is used to control the write operation, limiting the current to only what is necessary for a single TRAM element
Implementation Method 2
TRAM elements During a write operation, the resistance of a thyristor is changed between a high resistance phase (generally corresponding to a logic '0') and a low resistance phase (generally corresponding to a logic '1') in response to electrical current signals supplied via the word-line and the bit-line
Implementation Method 3
Writing multiple bits in parallel causes some of the bits to be written to a high current state earlier than other bits. In current designs, the early-write cells are not current limited and may draw too much current on the word-line, causing a voltage drop (delta V=IR) on the word-line
Data Source
AI summary
A memory cell includes a plurality of thyristors each having a first end and a second. The memory cell further includes a plurality of bit-lines. Each of the plurality of thyristors are electrically coupled to one of the plurality of bit-lines at a first end. A local word line is electrically coupled to the second end of each of the thyristors. A selector is electrically coupled to the local word line. The selector is configured to selectively electrically couple the local word line to a data line.