Transceiver Clock Tracking for HDMI Frequency Synchronization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In gigabit Ethernet and full-duplex systems like HDMI 1.4, the lack of a mechanism to coordinate master/slave modes leads to complex hardware design due to mismatched transmission and reception frequencies, necessitating a solution to simplify hardware design while maintaining normal transmission functionality.

Innovation Solution

A transceiver with a transmitter clock tracking unit that dynamically adjusts the transmitter clock based on the receiver clock, using a configuration unit to set clock thresholds and ensure the transmitter clock frequency remains within a bounded range, allowing operation in master, slave, or soft-slave modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the transceiver operates without a master/slave coordination mechanism, then it can work in full-duplex systems like HDMI 1.4, but the hardware design complexity increases due to frequency mismatch between transmission and reception

Engineering Contradiction:
Improvecompatibility with full-duplex systemsVSAvoidhardware design complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic frequency adjustment by introducing a frequency offset parameter that can be modified in real-time. The transceiver dynamically changes the transmitter clock frequency based on detected reception frequency, allowing adaptive synchronization without fixed master/slave roles. This dynamic approach resolves the contradiction by enabling full-duplex operation while maintaining manageable hardware complexity through software-controlled frequency adaptation.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The core solution involves changing the frequency parameter of the transmitter clock. The system detects the reception signal frequency and adjusts the transmission frequency by applying a frequency offset. This parameter change mechanism allows the transceiver to adapt to different operating conditions and frequency mismatches, solving the hardware complexity issue while maintaining versatility in full-duplex systems.

Inventive Principle:
Principle #35Parameter changes

2Device complexity

If the transmitter clock frequency is fixed, then the hardware design is simpler, but frequency synchronization with the receiver cannot be maintained under channel interference

Engineering Contradiction:
Improvehardware design simplicityVSAvoidfrequency synchronization reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent implements a feedback mechanism where the transceiver continuously monitors the reception signal frequency and uses this information to adjust the transmitter clock frequency. The frequency offset is calculated based on the detected frequency difference and applied to maintain synchronization. This feedback loop ensures reliable frequency synchronization under channel interference while keeping the hardware design relatively simple, resolving the contradiction between simplicity and reliability.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system performs self-adjustment of the transmitter clock frequency without requiring external intervention or complex hardware. The transceiver automatically detects frequency deviations and corrects them by modifying its own operating parameters. This self-service capability maintains synchronization reliability while avoiding the need for additional complex synchronization hardware.

Inventive Principle:
Principle #25Self-service

3Reliability

If the transceiver uses dynamic frequency adjustment, then frequency synchronization is maintained, but the system requires additional clock tracking and control mechanisms

Engineering Contradiction:
Improvefrequency synchronizationVSAvoidclock tracking mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent makes the frequency offset parameter and clock tracking unit multi-functional, serving both as a simple frequency adjustment mechanism and as a synchronization maintenance system. The same frequency offset parameter is used for initial frequency matching and for continuous synchronization under varying channel conditions. This universal approach maintains reliable frequency synchronization while avoiding the need for separate complex tracking mechanisms for different functions.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS8861573B2Transceiver capable of dynamically adjusting transmitter clock and related method thereof
Publication Date: 2014.10.14 REALTEK SEMICON CORP
  • US8861573B2 patent drawing
  • US8861573B2 patent drawing
  • US8861573B2 patent drawing

AI summary

A transceiver for dynamically adjusting a transmission clock includes: a transmitting unit, a receiving unit, and a transmission clock tracking unit. The transmitting unit is arranged for transmitting a transmission signal according to the transmission clock. The receiving unit is arranged for receiving a reception signal. The transmission clock tracking unit is coupled to the transmitting unit and the receiving unit, and arranged for dynamically controlling the transmission clock of the transmitting unit according to a reception clock corresponding to the reception signal.