Two-Terminal Memory With Tunneling Layer Mitigates Sneak Path Currents
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Resistive switching memory cells face challenges in high-density data storage due to sneak path currents, which lead to reduced operational margins, increased power consumption, and potential memory errors, especially in large passive memory crossbar arrays.
Innovation Solution
The implementation of a 1T-xR memory cell architecture with a discrete stack forming a tunnel diode, featuring a conductive filament and a tunneling layer that maintains high resistance at low voltages, mitigates sneak path currents by allowing tunneling currents only under specific conditions, enabling scalable and high-density memory designs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If resistive switching memory cells are used in large passive memory crossbar arrays, then memory density can be increased, but sneak path currents increase causing reduced operational margins and increased power consumption
Solution Approach 1:
A tunnel diode structure is introduced as an intermediary component between the resistive switching memory cell and the bitline. This tunnel diode acts as a mediator that selectively blocks sneak path currents while allowing legitimate read currents to pass, thereby reducing power consumption without compromising memory density
Solution Approach 2:
The tunnel diode is specifically positioned at critical locations within the memory array architecture where sneak path currents converge. By applying this rectifying component locally at strategic points, the patent targets and eliminates harmful current paths without affecting the overall memory density or requiring changes to the entire array structure
2Quantity of substance
If resistive switching memory cells are used in large passive memory crossbar arrays, then memory density can be increased, but operational margins are reduced due to sneak path currents
Solution Approach 1:
The tunnel diode serves as an intermediary that enforces current directionality, allowing only forward-biased currents (legitimate read operations) to pass while blocking reverse-biased currents (sneak paths). This mediation restores operational margins by ensuring that only valid signal paths conduct current
Solution Approach 2:
The tunnel diode's inherent rectifying property provides preliminary anti-action against sneak path currents by preventing them from flowing in the first place. Rather than attempting to correct or compensate for sneak paths after they occur, the tunnel diode proactively blocks them through its asymmetric conduction characteristics
3Ease of manufacture
If conventional memory architectures are used, then manufacturing processes are simpler, but scalability below 20 nanometers is limited
Solution Approach 1:
The patent merges the tunnel diode structure with the resistive switching memory cell to form an integrated 1T-xR memory architecture. This combination achieves sub-20nm scalability by consolidating multiple functions into a compact unified structure that maintains manufacturing simplicity while enabling advanced node fabrication
4Loss of energy
If tunnel diode structure with conductive filament is implemented, then sneak path currents are reduced, but device complexity increases
Solution Approach 1:
The tunnel diode structure utilizes its inherent self-rectifying property to automatically block sneak path currents without requiring external control circuits or additional switching elements. The device serves itself by leveraging the natural asymmetric conduction characteristics of the tunnel diode formed by the conductive filament, thereby reducing overall system complexity despite the added structural component
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach significantly reduces sneak path currents, allowing for larger memory arrays per transistor switch, enhancing memory density and reducing power consumption while maintaining high switching speeds and scalability below 20 nanometers.
Implementation Method 1
a tunneling layer positioned between a switching layer and an electrode... the tunneling layer facilitates a tunneling current between the conductive filament and the bottom electrode
Implementation Method 2
a suitable reverse bias voltage can facilitate erasure of the two-terminal memory cell via a deformation of the conductive filament
Data Source
AI summary
Providing for two-terminal memory having an inherent rectifying characteristic(s) is described herein. By way of example, the two-terminal memory can be a resistive switching device having one or more “on” states and an “off” state, to facilitate storage of digital information. A conductive filament can be electrically isolated from an electrode of the two-terminal memory by a thin tunneling layer, which permits a tunneling current for voltages greater in magnitude than a positive rectifying voltage or a negative rectifying voltage. The two-terminal memory cell can therefore have high resistance to small voltages, mitigating leakage currents in an array of the two-terminal memory cells. In addition, the memory cell can be conductive above a rectifying voltage, enabling reading of the memory cell in response to a suitable read bias, and erasing of the memory cell in response to a suitable negative erase bias.