Two-Stage High-Speed Latch With Single-Clock Reset
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Modern computing devices face power consumption and processing speed bottlenecks due to the large number of latches required for data storage, with existing latches like the StrongArm being slow and consuming high power, while faster latches like the Schinkel double-tail require high current, leading to inefficiencies in power usage and noise introduction.
Innovation Solution
A two-stage latch design that uses a single clock phase to generate clocked data signals, with a reset circuit and latch enable mechanism, allowing for reduced power consumption and increased speed by eliminating the need for an inverted clock signal and optimizing transistor usage, thereby improving power efficiency and speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If existing latches like StrongArm are used, then device complexity is reduced, but speed is slow and power consumption is high
Solution Approach 1:
The latch is divided into two distinct stages: a differential stage that processes input signals and a regeneration stage that amplifies and latches the signal. This segmentation allows each stage to be optimized independently, with the differential stage consuming minimal power and the regeneration stage providing fast switching, thereby resolving the contradiction between speed and power consumption
Solution Approach 2:
The latch operates in periodic cycles using a single clock signal that alternates between reset and latch phases. During the reset phase, the regeneration stage is prepared; during the latch phase, data is captured and amplified. This periodic operation enables high-speed continuous processing while maintaining low average power consumption through controlled switching
2Speed
If faster latches like Schinkel double-tail are used, then speed is improved, but current consumption is high and noise is introduced
Solution Approach 1:
By separating the differential input stage from the regenerative amplification stage, the invention isolates the noise-generating switching action to the regeneration stage while keeping the differential stage quiet and low-power. This segmentation prevents noise from propagating back to the input signals, resolving the contradiction between speed and noise generation
Solution Approach 2:
The differential stage acts as an intermediary between the input signals and the regenerative stage. It converts differential input voltages into single-ended clocked data signals that drive the regeneration stage, thereby isolating the noisy switching operations from the sensitive input signals and reducing noise interference
3Ease of operation
If inverted clock signal is used for reset, then operation is simplified, but clock loading increases
Solution Approach 1:
The invention merges the reset and latch operations into a single clock-driven system. The same clock signal controls both the reset phase (when clock is low) and the latch phase (when clock is high), eliminating the need for a separate inverted clock signal. This reduces clock loading while maintaining operational simplicity through unified clock control
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An embodiment latch device includes a first stage (102) having circuitry that receives differential inputs (108) and generates clocked data signals (112) according to a clock signal (106) and the differential inputs (108), and a second stage (104) connected to the first stage (102) and having circuitry that generates differential outputs (122) according to the clock signal (106) and the clocked data signals (112). The second stage (104) further has a reset circuit (114) that resets a latch storage (118) to a high value according to the clock signal (106).