Variable Resistance Layer Protection in Semiconductor Devices

Resolve Bottlenecks,
Find Innovative SolutionsGenerate Solutions

Solution Overview

Problem

The challenge in semiconductor device manufacturing lies in forming robust multi-layered pattern structures with vertical memory cell structures, where the electrical and mechanical properties are sensitive to the etching process, leading to potential damage and reliability issues with the variable resistance layer patterns.

Innovation Solution

The semiconductor device incorporates a substrate with a variable resistance layer pattern surrounded by protective layers, where the resistance layer is narrower than the selection device pattern, and protective material encases the pillars, ensuring protection during the etching process to maintain the integrity and functionality of the memory cells.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the variable resistance layer pattern is formed with the same width as the selection device pattern, then the manufacturing process is simpler, but the pattern structure becomes vulnerable to etching damage and mechanical failure

Engineering Contradiction:

Improvepattern structure robustnessVSAvoidmulti-layered pattern structure complexity

Core Design Contradiction:

ReliabilityVSDevice complexity

Solution Approach 1:

The patent divides the pattern structure into multiple layers with different widths: the variable resistance layer pattern is narrower than the selection device pattern. This segmentation allows each layer to serve its specific function while the broader selection device pattern provides structural support and protection during manufacturing processes

Inventive Principle:

Principle #1Segmentation

Solution Approach 2:

The patent forms the narrower variable resistance layer pattern first, then uses it as a template to form the wider selection device pattern around it. This preliminary action ensures that the critical variable resistance layer is established before the protective outer structure is added

Inventive Principle:

Principle #10Preliminary action

2Reliability

If standard etching processes are used without protective structures, then the manufacturing process is faster, but the variable resistance layer suffers from etching damage and residue

Engineering Contradiction:

Improvevariable resistance layer integrityVSAvoidmanufacturing process efficiency

Core Design Contradiction:

ReliabilityVSProductivity

Solution Approach 1:

The patent designs the structure with the narrower variable resistance layer centered within the wider selection device pattern. This geometric configuration acts as a cushioning structure where the outer selection device pattern absorbs etching damage and mechanical stress before they reach the critical inner variable resistance layer

Inventive Principle:

Principle #11Beforehand cushioning (Prior cushioning)

Solution Approach 2:

The selection device pattern serves as an intermediary protective structure between the external environment (etching processes) and the variable resistance layer. It mediates the interaction by providing a sacrificial outer layer that protects the inner layer during manufacturing

Inventive Principle:

Principle #24Intermediary (Mediator)

Data Source

PatentUS9431458B2Semiconductor devices and methods of manufacturing the same

Publication Date: 2016.08.30 SAMSUNG ELECTRONICS CO LTD

AI summary

A semiconductor device includes a first electrode on a substrate, a selection device pattern, a variable resistance layer pattern, a first protective layer pattern, a second protective layer pattern and a second electrode. The selection device pattern is wider, in a given direction, than the variable resistance layer pattern. The first protective layer pattern is formed on a first pair of opposite sides of the variable resistance layer pattern. The second protective layer pattern is formed on a second pair of opposite of the variable resistance layer pattern. The second electrode is disposed on the variable resistance layer pattern.