Variable Resistance Memory Device Anisotropic Thermal Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices with variable resistance layers face challenges in maintaining stable operations due to thermal conductivity issues, which affect the control of electrical resistance states and heat dissipation.
Innovation Solution
The memory device incorporates a region with specific lattice structures and graphene layers that act as thermal barriers, controlling thermal conductivity anisotropically to manage temperature uniformity and resistance states efficiently.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Temperature
If thermal conductivity is increased to improve heat dissipation, then temperature control improves, but resistance state control becomes unstable
Solution Approach 1:
The patent applies local quality by creating anisotropic thermal conductivity in the variable resistance layer through specific crystal orientation. The thermal conductivity is high in the plane direction (parallel to the substrate) for effective heat dissipation, while being low in the vertical direction to maintain stable resistance states. This directional differentiation of thermal properties resolves the contradiction between heat dissipation and resistance stability.
Solution Approach 2:
The patent utilizes asymmetry by designing the variable resistance layer with asymmetric thermal conductivity properties along different axes. The crystal structure is oriented such that thermal conductivity along the a-axis and b-axis (in-plane) is significantly higher than along the c-axis (vertical), creating an asymmetric heat conduction pathway that simultaneously achieves both heat dissipation and resistance stability.
2Reliability
If thermal conductivity is decreased to stabilize resistance states, then resistance control improves, but heat dissipation becomes insufficient
Solution Approach 1:
The patent implements local quality by assigning different thermal conductivity values to different spatial directions within the same material layer. The variable resistance layer exhibits high thermal conductivity in the horizontal plane for energy loss management, while maintaining low thermal conductivity vertically for resistance stability, thereby resolving the energy dissipation contradiction.
Solution Approach 2:
The patent resolves the heat dissipation contradiction by transitioning from isotropic to anisotropic thermal conductivity through crystal orientation. By aligning the crystal axes with the device geometry, the material exhibits direction-dependent thermal properties, effectively managing heat flow in three dimensions to simultaneously achieve stability and dissipation.
3Temperature
If heat conduction is enhanced to improve temperature uniformity, then thermal management improves, but operation stability deteriorates
Solution Approach 1:
The patent applies local quality by creating spatially varying thermal conductivity within the variable resistance layer through crystal orientation. The thermal conductivity is locally high in the plane direction to achieve temperature uniformity across the device area, while being locally low in the vertical direction to maintain operation stability, thus resolving the contradiction between thermal management and operational reliability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enhances the stability of memory device operations by suppressing heat conduction and scattering, allowing for precise control of resistance states and improved heat dissipation, leading to more stable device performance.
Implementation Method 1
controlling thermal conductivity anisotropically to manage temperature uniformity and resistance states efficiently
Implementation Method 2
graphene layers that act as thermal barriers, controlling thermal conductivity anisotropically
Implementation Method 3
a first variable resistance portion provided between the first electrically conductive portion and the second electrically conductive portion
Data Source
AI summary
According to one embodiment, a memory device includes first and second electrically conductive portions, a first variable resistance portion, and a first region. A direction from the first electrically conductive portion toward the second electrically conductive portion is aligned with a first direction. The first variable resistance portion is provided between the first and second electrically conductive portions. A second direction from the first variable resistance portion toward the first region crosses the first direction. The first region includes a first layer portion, and a second layer portion provided between the first layer portion and the first variable resistance portion in the second direction. A first distance between the first and second layer portions is longer than first or second lattice length. The first lattice length is a lattice length of the first layer portion. The second lattice length is a lattice length of the second layer portion.