Variable Width Bounding Volume Hierarchy Nodes for Ray Tracing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Ray tracing techniques are computationally expensive and require improvements to enhance processing efficiency in graphics rendering, particularly in reducing the number of complex ray-triangle intersections.

Innovation Solution

The technique involves processing small and large bounding box nodes in a box intersection test unit to generate intersection test results, utilizing a bounding volume hierarchy and parallel processing units to accelerate ray tracing operations, and optimizing the order of box intersection tests for improved performance.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If ray tracing is used for graphics rendering, then rendering accuracy is improved, but computational cost increases

Engineering Contradiction:
Improverendering accuracyVSAvoidcomputational cost
Core Design Contradiction:
Measurement precisionVSUse of energy by moving object

Solution Approach 1:

The patent segments the bounding volume hierarchy into different node types (leaf nodes, internal nodes) and processes them using different intersection test methods. Leaf nodes use ray-triangle intersection tests while internal nodes use ray-box intersection tests, optimizing the balance between accuracy and computational cost at different levels of the hierarchy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces bounding volumes (bounding boxes) as intermediary structures between the ray and the actual triangle geometry. These bounding volumes serve as a preliminary filter to quickly eliminate non-intersecting rays before performing more expensive ray-triangle intersection tests, thereby reducing overall computational cost while maintaining rendering accuracy.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If traditional ray-triangle intersection tests are performed for all nodes, then intersection accuracy is maintained, but processing time increases

Engineering Contradiction:
Improveintersection accuracyVSAvoidprocessing time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent applies different intersection test qualities to different parts of the bounding volume hierarchy. Ray-box intersection tests are used for internal nodes where approximate filtering is sufficient, while ray-triangle intersection tests are used only for leaf nodes where precise intersection determination is required. This local differentiation of test quality reduces processing time while maintaining overall intersection accuracy.

Inventive Principle:
Principle #3Local quality

3Device complexity

If uniform bounding box size is used in the hierarchy, then data structure simplicity is maintained, but processing efficiency decreases

Engineering Contradiction:
Improvedata structure simplicityVSAvoidprocessing efficiency
Core Design Contradiction:
Device complexityVSProductivity

Solution Approach 1:

The patent implements a dynamic bounding volume hierarchy where bounding box sizes vary based on the geometric characteristics of the enclosed geometry. Each bounding box is tightly fitted to its contained triangles, creating a more efficient spatial partitioning that adapts to the scene geometry, thereby improving processing efficiency while maintaining manageable data structure complexity.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11954788B2Variable width bounding volume hierarchy nodes
Publication Date: 2024.04.09 ADVANCED MICRO DEVICES INC
  • US11954788B2 patent drawing
  • US11954788B2 patent drawing
  • US11954788B2 patent drawing

AI summary

A technique for performing ray tracing operations is provided. The technique includes processing small bounding box nodes in a box intersection test circuit to generate intersection test results for the small bounding box nodes; and processing large bounding box nodes in the box intersection test circuit to generate intersection test results for the large bounding box nodes.