Vertical Decoder With Doped Materials For Memory Arrays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory devices face challenges in increasing memory cell density, reducing power consumption, and minimizing manufacturing costs, while existing decoders do not effectively optimize the size and efficiency of memory arrays.
Innovation Solution
The implementation of a vertical decoder with doped materials extending perpendicular to the substrate, which reduces the size of the decoder array and allows for a three-dimensional memory array configuration, enabling increased density and reduced power usage by optimizing the placement and orientation of decoders above or below the memory array.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If traditional horizontal decoder architecture is used, then decoder functionality is achieved, but memory array size and power consumption are excessive
Solution Approach 1:
The patent applies dimensionality change by transitioning from a traditional horizontal decoder layout to a vertical decoder architecture. The doped materials are extended in a vertical direction perpendicular to the substrate surface, allowing the decoder to occupy less planar area while maintaining its decoding functionality. This vertical orientation enables the memory array to be more compact without sacrificing decoder performance.
Solution Approach 2:
The decoder is segmented into multiple doped material regions that are vertically stacked and selectively activated. Each doped region corresponds to a specific decoder word line and can be independently controlled. This segmentation allows the decoder to be distributed across different vertical levels, reducing the planar footprint while maintaining full decoding capability through selective activation of individual doped regions.
2Quantity of substance
If memory cell density is increased, then storage capacity improves, but manufacturing precision requirements increase
Solution Approach 1:
By extending the doped materials vertically perpendicular to the substrate, the patent creates additional decoding capacity in the vertical dimension rather than expanding horizontally. This allows memory cells to be more densely packed in the planar direction without requiring proportionally higher precision in doped material placement, as the vertical extension provides the additional decoding function.
Solution Approach 2:
The vertical decoder structure nests multiple doped material regions within a compact vertical stack above or below the memory array. This nested arrangement allows the decoder functionality to be integrated into the vertical space rather than consuming additional horizontal manufacturing precision, enabling higher memory cell density without proportionally increasing manufacturing difficulty.
3Use of energy by stationary object
If decoder size is reduced, then power consumption decreases, but decoder functionality may be compromised
Solution Approach 1:
The vertical extension of doped materials perpendicular to the substrate allows the decoder to achieve its full functionality within a compact planar footprint. By utilizing the vertical dimension for decoder expansion, the patent reduces the horizontal area occupied by the decoder, which directly reduces parasitic capacitance and power consumption while maintaining complete decoder functionality through the vertically stacked doped regions.
Solution Approach 2:
The decoder is divided into multiple independently controllable doped material segments, each corresponding to a specific word line. This segmentation allows the decoder to activate only the necessary segments during operation, reducing overall power consumption while maintaining full decoding functionality. Each vertical segment can be selectively turned on or off based on decoding requirements.
Data Source
AI summary
Methods, systems, and devices for a decoder are described. The memory device may include a substrate, an array of memory cells coupled with the substrate, and a decoder coupled with the substrate. The decoder may be configured to apply a voltage to an access line of the array of memory cells as part of an access operation. The decoder may include a first conductive line configured to carry the voltage applied to the access line of the array of memory cells. In some cases, the decoder may include a doped material extending between the first conductive line and the access line of the array of memory cells in a first direction (e.g., away from a surface of the substrate) and the doped material may be configured to selectively couple the first conductive line of the decoder with the access line of the array of memory cells.