Semiconductor Package With Wettable Side Wall Bonding Pads

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor packaging technologies face challenges such as high signal loss and delay due to extended transmission distances and parasitic inductance, limited miniaturization, and difficulty in assessing solder joint reliability, especially in vertical mounting scenarios and multi-directional signal transmission requirements.

Innovation Solution

A package structure with a wettable side surface and a manufacturing method that includes side wall bonding pads for solder immersion, eliminating the need for bonding wires or metal bumps, allowing for reduced package size and shortened signal conduction distance, and enabling vertical mounting and multi-directional signal transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If traditional wire bonding or metal bump packaging is used, then electrical connections can be established, but the package size increases and signal conduction distance extends leading to high loss and delay

Engineering Contradiction:
Improvesignal loss and delayVSAvoidpackage size
Core Design Contradiction:
Loss of energyVSVolume of moving object

Solution Approach 1:

The patent moves bonding pads from the traditional bottom surface to the side walls of the package, utilizing the vertical dimension. This allows signals to be transmitted through shorter paths via side wall bonding pads and conductive posts, reducing conduction distance and associated losses while maintaining compact packaging dimensions.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

Instead of the conventional approach where bonding pads are located at the bottom and signals travel upward through wire bonds or metal bumps, this patent inverts the structure by placing bonding pads on the side walls and having conductive posts extend upward to connect with chip pins, thereby shortening the signal path.

Inventive Principle:
Principle #13The other way round (Inversion)

2Adaptability or versatility

If bonding pads are located at the bottom of the package, then surface mounting is enabled, but vertical mounting and multi-directional signal transmission are not possible

Engineering Contradiction:
Improvemounting orientation and signal transmission directionVSAvoidmounting method flexibility
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The side wall bonding pad structure serves multiple functions: it enables both surface mounting and vertical mounting configurations, supports multi-directional signal transmission, and allows for flexible PCB layout designs. The same package structure can be adapted to different mounting requirements without redesign.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Quantity of substance

If the number of I/Os is increased to meet packaging requirements, then more electrical contacts are needed, but the package area becomes limited

Engineering Contradiction:
Improvenumber of electrical contactsVSAvoidpackage area
Core Design Contradiction:
Quantity of substanceVSArea of stationary object

Solution Approach 1:

By transitioning from a two-dimensional bottom surface arrangement to a three-dimensional side wall configuration, the patent significantly increases the available area for bonding pads. The vertical side walls provide additional space to accommodate more electrical contacts without increasing the package footprint.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

4Measurement precision

If solder joints are located at the bottom, then assembly is straightforward, but automatic optical inspection of solder quality becomes difficult

Engineering Contradiction:
Improvesolder quality inspection accuracyVSAvoidassembly simplicity
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The side wall bonding pads provide a laterally accessible surface that reflects light well for optical inspection. The lateral positioning allows automatic optical inspection devices to clearly view the solder joints without being obscured by the package structure, enabling precise quality assessment while maintaining simple assembly procedures.

Inventive Principle:
Principle #32Color changes

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This solution enhances the reliability of electronic products by allowing for automatic inspection of solder quality, reduces package size, minimizes signal loss and delay, and meets the requirements for vehicle regulations and multi-directional signal transmission.

Implementation Method 1

first side wall bonding pads that can be immersed with solder are provided

Methodology Applied
Scientific EffectSoldering: Soldering

Implementation Method 2

the solder wettability condition of the first side wall bonding pads can be checked

Methodology Applied
Scientific EffectWetting: Wetting

Data Source

PatentUS20220392862A1Package structure with wettable side surface and manufacturing method thereof, and vertical package module
Publication Date: 2022.12.08 ZHUHAI ACCESS SEMICONDUCTOR CO LTD
  • US20220392862A1 patent drawing
  • US20220392862A1 patent drawing
  • US20220392862A1 patent drawing

AI summary

A package structure with a wettable side surface and a manufacturing method thereof, and a vertical package module are disclosed. The package structure includes a first dielectric layer, a chip and a circuit layer. The first dielectric layer is provided with a package cavity, side wall bonding pads are arranged on a side wall of the first dielectric layer and located outside the package cavity. The chip is packaged inside the package cavity, pins of the chip face first surface of the first dielectric layer. The circuit layer is arranged on the first surface of the first dielectric layer, and the circuit layer is directly or indirectly connected to the side wall bonding pads and the pins of the chip.