Wilkinson Power Divider for Multi-Module Memory Bus Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems with multi-module memory bus architectures, impedance mismatching between branch connections leads to inter-symbol interference, limiting the speed of high-speed digital systems and degrading signal integrity.
Innovation Solution
The implementation of a Wilkinson power divider, which includes a first line between the first and second nodes, a second line between the first and third nodes, and an absorption resistor between the second and third nodes, is used to reduce reflection effects by matching the impedance of the transmission bus and branch lines, thereby eliminating the need for stub resistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If a multi-module memory bus architecture with branch connections is used, then the bandwidth and performance of the memory system are improved, but impedance mismatching occurs causing inter-symbol interference and limiting the speed of high-speed digital systems
Solution Approach 1:
A Wilkinson power divider is introduced as an intermediary device at the branch connection point between the main transmission bus and the stub connections. The power divider includes impedance matching networks that actively mediate the impedance transition, preventing reflections and inter-symbol interference while maintaining the multi-module architecture's bandwidth benefits
Solution Approach 2:
The impedance parameters of the transmission line are dynamically adjusted using impedance matching networks within the Wilkinson power divider. By changing the electrical characteristics (impedance values) at the branch points, the system eliminates impedance mismatching effects and enables higher operational frequencies up to 6 Gbps
2Adaptability or versatility
If stub connections are used for one-to-two connection line configuration, then the memory system can connect multiple modules, but reflection problems and inter-symbol interference occur due to impedance mismatching
Solution Approach 1:
The Wilkinson power divider serves as a mediator device placed at the branch connection point. It includes impedance matching networks that actively manage the impedance transition between the main bus and stub connections, preventing signal reflections and inter-symbol interference while enabling multi-module connectivity
Solution Approach 2:
The impedance mismatching that naturally occurs at stub connections is converted into a beneficial impedance transformation through the Wilkinson power divider's matching networks. The potential harmful reflections are transformed into controlled impedance transitions that improve overall signal integrity
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution significantly improves signal integrity by reducing signal interference and enhancing the AC response and eye diagram patterns, allowing for higher operational frequencies such as 6 Gbps in write and read operations without the use of stub resistors.
Implementation Method 1
an absorption resistor between the second and third nodes
Implementation Method 2
The power divider includes first, second, and third nodes, and the first node of the power divider is coupled to a second end of the transmission bus. The first memory chip is coupled to the second node via a first branch bus, and the second memory chip is coupled to the third node through a second branch bus
Data Source
AI summary
A memory system includes a memory controller, a transmission bus, a power divider, a first memory chip, and a second memory chip. The transmission bus is coupled from the memory controller to a first node of the power divider for transferring signals. The first node of the power divider is coupled to a second node of the power divider via a first line, and the first node is also coupled to a third node of the power divider via a second line. The first memory chip is coupled to the second node via a first branch bus and the second memory chip is coupled to the third node via a second branch bus. Accordingly, reflected wave due to an impedance mismatching can be reduced to enhance the signal integrity.