Wirebond-Free LED Arrays With Direct Die Attach
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing LED technologies face challenges in achieving high light output density and efficiency due to mechanical and manufacturing constraints, particularly with wire bond pads causing light absorption and increased costs with monolithic chip arrays.
Innovation Solution
The development of wirebond-free LED arrays where individual LED chips are reflow bonded to a packaging substrate with conductive islands, allowing for efficient electrical and mechanical coupling in series or parallel configurations, and a continuous optical coating with phosphor materials to enhance light emission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If wire bonds are used to connect LED chips, then electrical connection is achieved, but light absorption increases and packaging density is constrained
Solution Approach 1:
The patent removes wire bonds from the LED packaging structure and replaces them with direct die attach technology. The LED chips are mounted directly onto the substrate using conductive paste or solder bumps, eliminating the wire bond interconnects that cause light absorption and mechanical constraints. This extraction of the harmful wire bond element resolves the contradiction between achieving electrical connection and minimizing light absorption.
2Illumination intensity
If monolithic LED chip arrays are used, then light output density increases, but manufacturing complexity and cost increase
Solution Approach 1:
The patent divides the LED lighting system into separate functional modules: individual LED chips mounted on a common substrate. Each LED chip can be independently selected, tested, and replaced, while the substrate provides common electrical interconnections and mechanical support. This segmentation allows for simpler manufacturing of individual components while achieving high light output density through optimized chip arrangement and direct die attach technology.
3Illumination intensity
If LED chips are packed densely to increase light output, then luminous flux increases, but manufacturing yield decreases
Solution Approach 1:
The direct die attach technology enables self-aligned mounting of LED chips onto the substrate. The conductive paste or solder bumps automatically establish both mechanical attachment and electrical connection in a single process step, eliminating the need for separate wire bonding operations. This self-service approach maintains manufacturing yield by reducing process complexity while enabling dense chip packaging for high luminous flux output.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables higher light output density, improved manufacturing yield, and reduced light absorption, achieving at least 20 lumens per square millimeter with efficient power consumption, while maintaining ease of manufacture and cost-effectiveness.
Implementation Method 1
a continuous optical coating with phosphor materials to enhance light emission
Implementation Method 2
Semiconductor LEDs are widely known solid-state lighting elements that are capable of generating light upon application of voltage thereto
Data Source
AI summary
An electronic device may include a packaging substrate having a packaging face and first and second pluralities of light emitting diodes electrically and mechanically coupled to the packaging face of the packaging substrate. The packaging substrate may include first and second electrically conductive pads on the packaging face. The light emitting diodes of the first plurality of light emitting diodes may be electrically coupled in parallel between the first electrically conductive pad and an interconnection structure on the packaging face. The light emitting diodes of the second plurality of light emitting diodes may be electrically coupled in parallel between the interconnection structure and the second electrically conductive pad.


