Fast-Switching Word Line Driver Circuit for High-Speed Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional word line drivers in semiconductor memories, implemented as thick-oxide devices, are under-driven during read operations, leading to unacceptably slow rising of word lines, which is a limitation for high-speed memory applications.
Innovation Solution
A charge sharing scheme is employed using a word line driver circuit with control circuitry, including an inverter and logic gate, that utilizes capacitors to achieve high-speed operation while preventing damage from high voltages during write operations, allowing for faster word line voltage rise during read operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If thick-oxide devices are used in word line drivers to prevent damage during high voltage write operations, then device reliability is improved, but the devices become under-driven during read operations causing slow word line rising
Solution Approach 1:
The word line driver is segmented into two distinct transistor stages: a first transistor that provides strong driving capability during read operations, and a second transistor that provides protection during write operations. This segmentation allows each transistor to be optimized for its specific function, resolving the contradiction between reliability and speed.
Solution Approach 2:
Different transistors within the word line driver are assigned different oxide thicknesses tailored to their specific operational requirements. The first transistor uses thinner oxide for high-speed operation during reads, while the second transistor uses thicker oxide for protection during writes. This local quality differentiation resolves the contradiction.
2Speed
If thin-oxide devices are used to achieve fast word line rising during read operations, then speed is improved, but devices become vulnerable to damage during high voltage write operations
Solution Approach 1:
The word line driver is divided into two functional segments with different oxide thicknesses. The first transistor (thinner oxide) handles read operations for speed, while the second transistor (thicker oxide) handles write operations for protection. This segmentation resolves the contradiction between speed and reliability.
Solution Approach 2:
Different regions of the word line driver circuit are assigned different oxide thicknesses based on their operational requirements. This local differentiation allows thin-oxide transistors to provide fast response during reads while thick-oxide transistors provide protection during writes, resolving the contradiction.
3Device complexity
If a single transistor is used in the word line driver to simplify the circuit, then device complexity is reduced, but the driver cannot simultaneously provide strong driving capability and protection from high voltage
Solution Approach 1:
The word line driver circuit is segmented into two transistor components with distinct functions. This segmentation enables the circuit to achieve both strong driving capability (through the first transistor) and protection (through the second transistor), resolving the contradiction between complexity and reliability.
Solution Approach 2:
The two-transistor structure provides multi-functionality: the first transistor serves as the primary driver during read operations, while the second transistor serves as a protection element during write operations. Both transistors work together to fulfill multiple functions, resolving the contradiction between simplicity and reliability.
Data Source
AI summary
A word line driver of a semiconductor memory includes logic circuitry for coupling a word line to a first node set at a first voltage level when the word line driver is in a first state or to a second node set at a second voltage level when the word line driver is in a second state. A capacitor is configured to be charged to a third voltage level that is greater than the first and second voltage levels. First and second transistors are configured to selectively couple the word line to the capacitor and to a third node set at a fourth voltage level when the word line driver is in a third state. The fourth voltage level is greater than the first voltage level and less than the second voltage level.