Word Line Voltage Suppression Circuit to Prevent Memory Bit Flips
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory devices face challenges in maintaining stability and operating speed due to voltage fluctuations that can lead to bit flips, particularly when the voltage output exceeds a threshold value.
Innovation Solution
Incorporation of a suppressing circuit that selectively reduces the voltage output of the word line driver when it exceeds a threshold value, using diodes or transistors in series to prevent bit flips while maintaining operating speed by bypassing reductions when necessary.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If voltage output of the word line driver is increased to improve operating speed, then the operating speed is improved, but voltage fluctuations occur that can lead to bit flips
Solution Approach 1:
A suppressing circuit is introduced as an intermediary component between the word line driver and the memory cell. This circuit includes a first transistor and a second transistor that work together to suppress voltage output when it exceeds a threshold value, thereby preventing bit flips while allowing the word line driver to operate at higher speeds for improved performance
2Reliability
If a suppressing circuit is added to prevent bit flips, then stability is improved, but device complexity increases
Solution Approach 1:
The suppressing circuit is merged with the existing word line driver circuitry. The first transistor is coupled to the output of the word line driver, and the second transistor is coupled between the first transistor and a power rail, creating an integrated structure that adds suppression functionality without requiring completely separate circuit components
Solution Approach 2:
The suppressing circuit operates by detecting when the voltage output parameter exceeds a threshold value and automatically adjusting the voltage level accordingly. This parameter-based control mechanism allows the circuit to adapt its behavior dynamically, providing stability improvement through simple threshold comparison and voltage clamping rather than complex control logic
Data Source
AI summary
A memory device is provided. The memory device comprises a memory cell, a first power rail and a suppressing circuit. The memory cell is coupled to a word line. The first power rail transmits a first supply voltage. The suppressing circuit comprises a first transistor and a second transistor. The first transistor is diode-connected, coupled to the word line, and disposed at a first layer. The second transistor is diode-connected coupled between the first transistor and the first power rail, and disposed at a second layer under the first layer. The first transistor and the second transistor overlap with each other in a layout view.