Reconfigurable OFDM Baseband Processor

The reconfigurable OFDM baseband processor addresses flexibility and efficiency issues by employing a two-phase reconfiguration strategy, ensuring adaptability to evolving communication standards while maintaining low costs and efficient signal processing.

AU2025283574A1Pending Publication Date: 2026-07-23HANGZHOU VANGO TECH
0 Cites 0 Cited by

Patent Information

Application Number
AU2025283574
Authority / Receiving Office
AU · AU
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-01-07
Filing Date
2025-12-18
Publication Date
2026-07-23

AI Technical Summary

Technical Problem

Existing communication processor architectures face challenges in flexibility, energy efficiency, and cost, particularly when dealing with complex communication algorithms like OFDM, as instruction-based processors lack optimization for signal processing, ASICs are inflexible and costly to redesign, and FPGAs have high costs and poor energy efficiency.

Method used

A reconfigurable OFDM baseband processor with a control path, data path, and shared memory unit, featuring a two-phase reconfiguration strategy that includes hardware generation and runtime configuration, allowing dynamic adaptation to communication standards and protocols.

Benefits of technology

The processor provides enhanced flexibility, maintains high energy efficiency, and reduces design and production costs by optimizing signal processing through specialized units and adaptive reconfiguration.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

20 25 28 35 74 18 D ec 2 02 5 A B S T R A C T 2 0 2 5 2 8 3 5 7 4 1 8 D e c 2 0 2 5 1 / 2 C o n tr o l p a th R ec o n fi g u ra b le s ta te m ac h in e R eg is te r In te rr u p t co n tr o l m o d u le In te rr u p t si g n al T X d at a R X d at a R eg is te r S ta te m a ch in e A cc el er at io n c o re D M A S am p le p o in t p ro ce ss in g u n it R eg is te r S ta te m a ch in e A cc el er at io n c o re D M A S y m b o l p ro ce ss in g u n it R eg is te r S ta te m a ch in e A cc el er at io n c o re D M A B lo ck p ro ce ss in g u n it D M A D at a p ac k e t m a n ag em en t m o d u le M ai n b u s in te rf ac e D at a tr an sm is si o n b u s D a ta p a th S h ar ed m em o ry u n it N b an k s O F D M b a se b a n d p ro ce ss o r C o n n ec te d t o a r eg is te r co n fi g u ra ti o n b u s a n d a d at a tr a n sm is si o n b u s S la v e b u s in te rf ac e R eg is te r co n fi g u ra ti o n b u s F IG . 1 Interrupt Control Interrupt signal control path Reconfigurable state machine Register module Register configuration bus State State State Main bus TX data Register machine Register Register DMA machine machine interface Data packet Acceleration core Acceleration core Acceleration core management RX data DMA Sample point DMA Symbol Block module 1 / 2 DMA processing processing processing unit unit unit Data transmission bus Data path Shared memory unit Connected to a register configuration bus and a Slave bus N banks OFDM baseband processor data transmission bus interface FIG. 1 20 25 28 35 74 18 D ec 2 02 5 2 0 2 5 2 8 3 5 7 4 1 8 D e c 2 0 2 5 Reconfigurable state machine Register configuration bus V T X d a t a m a c h i n e m a c h i n e Acceleration coreAcceleration core R X d a t a S a m p l e p o i n t p r o c e s s i n g p r o c e s s i n g Data transmission bus Shared memory unit N b a n k sO F D M b a s e b a n d p r o c e s s o r
Need to check novelty before this filing date? Find Prior Art