Multi-input and multi-output power divider chip and radio frequency device

By using the metal interconnect layer and anti-interference crossover area in the power splitter chip of multiple input and multiple output, the problem of difficulty in miniaturizing and integrating traditional PCBs when implementing multiple power split networks is solved, and efficient signal distribution and system stability are achieved.

CN119695435APending Publication Date: 2025-03-25NORTH CHINA INSTITUTE OF SCIENCE & TECHNOLOGY (NATIONAL SAFETY TRAINING CENTER OF COAL MINES)
0 Cites 0 Cited by

Patent Information

Application Number
CN202411863251.2
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-12-17
Publication Date
2025-03-25

AI Technical Summary

Technical Problem

In multi-channel systems, when traditional board-level PCBs implement multi-channel power distribution networks, it is difficult to achieve miniaturization and chip-level integration, resulting in signal crosstalk and affect system performance.

Method used

A power splitter chip with multiple input and multiple outputs is designed, using multiple metal interconnection layers, input ports, output ports, main circuits, feeders and anti-interference cross-sections. By setting an anti-interference cross-section in the metal interconnection layer, signal cross-talk is avoided.

Benefits of technology

It realizes chip-level multi-input and multiple output power division network integration, reduces the difficulty and cost of manufacturing processes, and ensures the independence and integrity of each signal, improving the stability and reliability of the system.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

The invention provides a multi-input and multi-output power divider chip and a radio frequency device, the multi-input and multi-output power divider chip comprises a plurality of metal interconnection layers, a plurality of input ports and a plurality of output ports, and the chip body further comprises a plurality of main circuits, a plurality of feeder lines and a plurality of anti-interference crossing regions, the main circuit distributes input power to a plurality of output ports according to a preset proportion; the feeder line comprises an input feeder line and an output feeder line; each main circuit is connected with one input port through one input feeder line and is respectively connected with the corresponding number of output ports through at least two output feeder lines; the overlapping part between the feeder lines is positioned in an anti-interference intersection area, and the intersection lines are respectively positioned in two different metal interconnection layers; and each anti-interference crossing area is also provided with at least one pair of grounding holes for reducing electromagnetic interference. According to the invention, the anti-interference crossing area is arranged, so that signal interference between the input feeder line and the output feeder line is reduced, and independence and integrity of each path of signal are ensured.
Need to check novelty before this filing date? Find Prior Art