Trusted computing mainboard based on PANGUM900 processor
Through the trusted computing motherboard design based on the PANGUM900 processor, the embedded controller and trusted module work together to achieve hardware-level proactive protection, solving the problem of the root of trust not being deeply bound, providing a highly secure and high-performance trusted computing environment, and supporting flexible compliance and remote verification.
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- BEIJING KAIDE DATA TECHNOLOGY CO LTD
- Filing Date
- 2026-01-20
- Publication Date
- 2026-04-28
AI Technical Summary
Existing technologies for secure startup of computing devices suffer from several drawbacks. The establishment of the root of trust is not deeply bound to the power-on timing and physical state of the hardware, and there is a lack of hardware-level configuration mechanisms that cannot be easily tampered with. This allows attackers to inject malicious code before or during the verification process, and it is difficult to balance high-security design with high-performance hardware implementation.
The system adopts a trusted computing motherboard design based on the PANGUM900 processor. Through the collaboration of the embedded controller and trusted modules, it achieves hardware-level active immune protection. It uses EC to execute a fine-grained secure power sequence to power only the minimum trust root components. Combined with TPM/TCM as the hardware trust root for cryptographic verification, it forms an immutable hardware trust chain and improves system security through a remote proof mechanism.
It cuts off attack paths from the source of system startup, provides unbreakable startup security, supports flexible compliance requirements, ensures stable operation with high performance and low power consumption, and provides verifiable hardware trust anchors for cloud-edge-device collaborative scenarios, thereby improving the overall security level in complex environments.
Smart Images

Figure CN121935922A_ABST
Abstract
Description
Technical Field
[0001] This invention relates to the field of computer hardware security technology, specifically a trusted computing motherboard based on the PANGUM900 processor. Background Technology
[0002] In today's digital age, secure booting of computing devices is the cornerstone of building a trusted computing system. Traditional secure boot solutions typically rely on software-level verification mechanisms or additional security chips (such as TPM-compliant modules) attached to the motherboard. These solutions are gradually revealing their limitations when facing increasingly sophisticated firmware-level and hardware-level attacks.
[0003] First, many existing solutions employing trusted platform modules often initiate their security verification process under the control of the central processing unit (CPU) and the operating system loader, representing a relatively "passive" verification process. During this process, most of the system's hardware, including potentially vulnerable or tampered peripheral device drivers and hard drives, has typically already been powered on and initialized. This means that the execution environment of the verification operation itself may no longer possess complete purity and isolation, providing attackers with potential opportunities to implant malicious code (such as bootkits or rootkits) before or during the verification process. In other words, the establishment of the root of trust is not deeply tied to the hardware's power-on timing and physical state.
[0004] Secondly, existing motherboard designs, when implementing trusted computing functions, often treat the security module as a standard peripheral for connection. Its operating mode (such as international TPM and national TCM) is typically selected at the firmware or software level, lacking a hardware-level, tamper-proof configuration mechanism. This reduces the hardware's versatility and deployment flexibility when dealing with scenarios requiring compliance with specific regional cryptographic requirements. Furthermore, in traditional solutions, the embedded controller responsible for power management and low-level control has weak coordination with the trusted boot process, failing to fully leverage its advantages in hardware timing control to build an earlier, more isolated secure verification environment.
[0005] Furthermore, with the continuous improvement of processor performance and interface speed, motherboard design faces severe challenges in signal integrity and power integrity. Some existing high-security motherboard designs, in pursuit of stability or design simplification, sometimes tend to be conservative in high-speed signal routing and power management strategies, which may fail to fully unleash hardware performance or exhibit insufficient reliability in complex electromagnetic environments. Finding a balance between high-security design requirements and high-performance, high-reliability hardware implementation is a current technical challenge.
[0006] Therefore, there is an urgent need in this field for a new type of trusted computing motherboard design that can achieve earlier and more thorough security isolation at the hardware architecture level, provide a flexible and configurable trusted computing foundation, and ensure the highest level of security while taking into account the high performance and high reliability of the system. Summary of the Invention
[0007] In order to solve the problems of the prior art, the present invention provides a trusted computing motherboard based on the PANGUM900 processor.
[0008] To solve the above-mentioned technical problems, the present invention is achieved through the following technical solution: Firstly, a trusted computing motherboard based on the PANGUM900 processor, comprising: PANGUM900 processor; Memory modules, connected to the PANGUM900 processor, include LPDDR4 or LPDDR4X type memory; The trusted module is connected to the PANGUM900 processor via the SPI bus; The BIOS storage unit uses an SPI NOR Flash chip and is connected to the PANGUM900 processor via the SPI bus; An embedded controller is connected to the PANGUM900 processor via an I2C bus and a GPIO interface; The peripheral interface unit includes a USB interface, an HDMI interface, an Ethernet interface, a SATA interface, a PCIe interface, and an audio interface, all connected to the PANGUM900 processor. The power management module is used to supply power to the various modules on the motherboard. The trusted module is used to verify the boot firmware read from the BIOS storage unit after the system is powered on, in order to establish a hardware root of trust.
[0009] In one specific embodiment of the first aspect, the embedded controller is further connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
[0010] In one specific embodiment of the first aspect, the embedded controller is further connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
[0011] In one specific embodiment of the first aspect, the embedded controller is further connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
[0012] In one specific embodiment of the first aspect, the power management module includes at least one DC-DC converter having a mode selection pin and a current limit configuration pin. The mode selection pin is configured to select a pulse width modulation mode or a pulse frequency modulation mode, and the current limit configuration pin is configured to set an output current limit value.
[0013] In one specific embodiment of the first aspect, the power management module includes at least one DC-DC converter having a mode selection pin and a current limit configuration pin. The mode selection pin is configured to select a pulse width modulation mode or a pulse frequency modulation mode, and the current limit configuration pin is configured to set an output current limit value.
[0014] Secondly, a secure boot method for a trusted computing motherboard based on the PANGUM900 processor includes: After the system is powered on, the embedded controller controls the power management module to supply power to the trusted module, the BIOS storage unit and the core part of the PANGUM900 processor; The PANGUM900 processor reads the boot firmware from the BIOS storage unit and calls the trusted module to verify the integrity of the boot firmware; If the verification is successful, the embedded controller controls the power management module to power on other modules of the motherboard and continues the subsequent boot process, with the verified firmware verifying the subsequent boot components. If verification fails, the startup process will be aborted.
[0015] In one specific implementation of the second aspect, the trusted module is invoked to perform integrity verification on the boot firmware, including: the trusted module calculates the hash value of the boot firmware and compares it with a pre-stored valid hash value or digital signature.
[0016] In one specific implementation of the second aspect, the method further includes a remote authentication step: after the system starts up, the remote server verifies the startup status of the motherboard and the integrity of the software environment by reading the platform configuration register value stored in the trusted module.
[0017] In one specific embodiment of the second aspect, after the system is powered on, the embedded controller also performs monitoring of the system temperature and voltage, and controls the fan speed based on the monitoring results.
[0018] The beneficial effects of this invention are as follows: 1. This invention achieves proactive immune protection from the hardware level by constructing a hardware security architecture centered on the collaboration of an embedded controller (EC) and a trusted module (TPM / TCM). Its core lies in utilizing the EC to execute a refined secure power sequence, supplying power only to the PANGUM900 processor core, trusted module, and BIOS flash memory—the minimum trusted root components—at the initial system power-up stage. This physically isolates potentially risky peripheral components, creating a clean and trustworthy initial verification environment. Based on this, the TPM / TCM acts as the hardware trusted root to perform cryptographic measurement and verification of the BIOS firmware. Through a "verification-execution-expansion" mechanism, trust is progressively passed to the bootloader and operating system kernel, forming a complete and tamper-proof hardware trust chain. This technique fundamentally prevents the implantation and execution of malicious code at the firmware and boot layers, achieving a significant security effect by cutting off the attack path from the system startup source. 2. Based on the aforementioned hardware-level trusted boot capabilities, this invention further provides high configurability and system-level reliability. Through hardware pin configuration, the same motherboard can flexibly switch between supporting international TPM or Chinese national cryptographic TCM standards, meeting differentiated compliance requirements. Simultaneously, its power management module features programmable power conversion modes and current limiting functions. Combined with a high-speed signal design that strictly adheres to impedance control and equal-length wiring rules, it ensures that while achieving a high level of security protection, the system can still maintain stable operation with high performance and low power consumption. Ultimately, this entire technical solution not only provides an unbreakable boot security guarantee for the device itself, but its built-in remote verification mechanism also provides a verifiable hardware trust anchor for cloud-edge-device collaborative scenarios, greatly enhancing the overall security level and trusted collaboration capabilities in complex computing environments. Attached Figure Description
[0019] Figure 1 This is a schematic diagram of the DK101 desktop computer system framework of the present invention.
[0020] Figure 2 This is a schematic diagram of the TPM / TCM configuration circuit of the present invention.
[0021] Figure 3 This is a schematic diagram of the motherboard power tree of the present invention.
[0022] Figure 4 This is a schematic diagram of the key DC-DC converter configuration circuit of the present invention.
[0023] Figure 5 This is a schematic diagram of the high-speed signal wiring of the present invention.
[0024] Figure 6 This is a schematic diagram of the safe startup method of the present invention. Detailed Implementation
[0025] The technical solutions of the present invention will be clearly and completely described below with reference to the embodiments of the present invention. Obviously, the described embodiments are only some embodiments of the present invention, and not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative effort are within the scope of protection of the present invention.
[0026] like Figures 1 to 6 The diagram shows a trusted computing motherboard based on the PANGUM900 processor.
[0027] Part 1: Overall Hardware Architecture and Implementation of the Motherboard The core architecture of the trusted computing motherboard of this invention is as follows: Figure 1 The system architecture diagram of the DK101 desktop computer is shown below. This system uses the PANGU M900 processor as its central processing unit. This processor uses a 12nm manufacturing process, integrates eight cores, and has a base operating frequency of 2.0GHz. As the system's computing and control hub, the PANGU M900 processor integrates multiple high-speed and low-speed interface controllers.
[0028] Key direct connection modules include: Memory subsystem: Connects to LPDDR4 or LPDDR4X type memory chips through the processor's DDR controller interface, supporting up to 16GB of system running memory capacity.
[0029] Trusted Boot and Firmware Storage Subsystem: Connected to the Trusted Platform Module (TPM) / Trusted Cryptographic Module (TCM) and the SPI NOR Flash BIOS chip via the processor's SPI controller interface. These two are the cornerstones for establishing a hardware root of trust.
[0030] System Management Unit: Connects to the embedded controller (EC) via the I2C bus and multiple GPIO interfaces. The EC is responsible for monitoring and managing the underlying state of the motherboard, including power sequence control and temperature monitoring.
[0031] Part Two: Implementation Methods of Trusted Computing Core Modules This section is crucial for establishing a hardware root of trust; detailed implementation methods are as follows: Dual-mode trusted hardware module: The trusted module supports the international standard Trusted Platform Module (TPM) and the Trusted Cryptographic Module (TCM) that conforms to the national cryptographic algorithm.
[0032] Its operating mode is physically configured through hardware circuitry. Specifically, the module has a mode selection pin (TPM_ID). For example... Figure 2As shown in the TPM / TCM configuration circuit diagram, when this pin is connected to a high level through a pull-up resistor, the module operates in TPM mode; when the pull-down resistor is connected to a low level, it operates in TCM mode. The motherboard can select different resistors through preset solder points to adapt to the safety compliance requirements of different markets.
[0033] Firmware storage and measurement starting point: The BIOS and system firmware are stored in an SPI NOR Flash chip. This chip shares the SPI bus with the processor and trusted modules or is connected independently. It is the first piece of code read by the processor after the system powers on, and also the first object that the trusted modules perform integrity "measurements".
[0034] Part Three: Implementation Methods of Power Management and System Coordination Control This section describes the hardware foundation for achieving precise boot timing and high-performance management.
[0035] Refined power tree: The motherboard's power management module receives an external +12V DC input and generates the necessary voltages for the motherboard through multi-stage DC-DC converters and load switches. These include +1V8 and +0V8_S3 for powering the core and memory, and +3V3_S3 and +5V0_S5 for powering the chipset. The complete power distribution is shown below. Figure 3 The motherboard power supply tree diagram is shown below.
[0036] Configurable power supply chips: Key DC-DC converters possess programmable characteristics. For example... Figure 4 The key DC-DC converter configuration circuit diagram is shown. The Rmode pin's level (connected to VCC or GND) selects either PWM (Pulse Width Modulation, suitable for high loads) or PFM (Pulse Frequency Modulation, suitable for light loads) operating mode; the ILMT pin's configuration (high, low, or floating) sets the output current limit value to 8A, 12A, or 16A. This design balances performance and reliability.
[0037] Global control of embedded controllers: The EC manages the fingerprint recognition button via GPIO, controls the CPU fan via a PWM interface, and monitors key temperature and voltage points via an ADC. Most importantly, the EC controls… Figure 3 The enable (EN) signals of each power supply in the motherboard control the power-on and power-off sequence, which is the key to achieving a safe boot process.
[0038] Part Four: Implementation Methods for High-Speed Signal Integrity and Reliability Design This section explains how to ensure the system operates stably under high performance.
[0039] Memory and high-speed interface cabling: For high-speed signals such as LPDDR4 / 4X memory, USB 3.0, PCIe, and HDMI, PCB design follows strict rules. For example... Figure 5 The high-speed signal routing diagram shows that this includes: differential pair impedance control (such as 90Ω / 100Ω), strict equal-length routing (length difference controlled within a few mils), providing a complete reference plane for the signal, and adding low-capacitance ESD protection devices (equivalent capacitance less than 0.5pF) at the interface.
[0040] Design for testability: The motherboard features numerous test points for ease of production and debugging. These primarily include 60mil diameter test points for power networks and 40mil diameter test points for high-speed signal lines, covering critical nodes such as DDR data lines, clock signals, and PCIe differential pairs.
[0041] Supplementary and Adjustment Notes: This section is primarily based on the design guidelines in the original materials and aims to support the relevant features in the claims. The description is sufficiently specific and meets the disclosure requirements.
[0042] Part 5: Implementation Methods for Secure Boot and Trust Chain Establishment This section explains how the various hardware modules work together to achieve core security functions. The secure boot method of the trusted computing motherboard is implemented through the collaboration of hardware logic and firmware, as follows: Figure 6 The secure boot sequence diagram is shown below: Trusted Environment Power-On: After the system is powered on, the embedded controller (EC) is the first to be woken up. Following a preset power sequence, the EC controls the power management module to power on only the PANGU M900 processor core, the Trusted Module (TPM / TCM), and the BIOS storage unit (SPI NOR Flash), while the memory, hard drive, and peripheral devices remain powered off. This step ensures the isolation and purity of the initial verification environment.
[0043] Trust Root Establishment: The PANGU M900 processor reads the first boot block from the powered-on SPI NOR Flash and calls the trusted module via SPI bus instructions to perform cryptographic verification of the code (such as calculating the SHA-256 or SM3 hash value and comparing it with the baseline value securely stored in the chip).
[0044] Verification Result Processing and Trust Chain Extension: If verification is successful: the trusted module stores the metric value in its Platform Configuration Register (PCR) and sends a success signal to the EC. The EC then controls the power management module to power on all other components, including memory and peripheral chips. The verified code gains execution rights and begins verifying the next stage of the bootloader (such as UEFI). This process proceeds step by step, forming a complete chain of trust.
[0045] If verification fails: the trusted module sends a failure signal to the EC. The EC then executes security policies, such as locking the system, entering deep recovery mode, or completely cutting off the main power, to prevent any untrusted code from running.
[0046] Remote verification support: After the operating system starts, the remote service can request to read the PCR value in the trusted module through standard protocols (such as TPM 2.0 remote verification), thereby reliably verifying that the entire boot chain of the motherboard has not been tampered with.
[0047] Although embodiments of the invention have been shown and described, it will be understood by those skilled in the art that various changes, modifications, substitutions and alterations can be made to these embodiments without departing from the principles and spirit of the invention, the scope of which is defined by the appended claims and their equivalents.
Claims
1. A trusted computing motherboard based on the PANGUM900 processor, characterized in that, include: PANGUM900 processor; Memory modules, connected to the PANGUM900 processor, include LPDDR4 or LPDDR4X type memory; The trusted module is connected to the PANGUM900 processor via the SPI bus; The BIOS storage unit uses an SPI NOR Flash chip and is connected to the PANGUM900 processor via the SPI bus; An embedded controller is connected to the PANGUM900 processor via an I2C bus and a GPIO interface; The peripheral interface unit includes a USB interface, an HDMI interface, an Ethernet interface, a SATA interface, a PCIe interface, and an audio interface, all connected to the PANGUM900 processor. The power management module is used to supply power to the various modules on the motherboard. The trusted module is used to verify the boot firmware read from the BIOS storage unit after the system is powered on, in order to establish a hardware root of trust.
2. The trusted computing motherboard based on the PANGUM900 processor according to claim 1, characterized in that: The embedded controller is also connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
3. A trusted computing motherboard based on a PANGUM900 processor according to claim 1, characterized in that, The embedded controller is also connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
4. A trusted computing motherboard based on a PANGUM900 processor according to claim 1, characterized in that, The embedded controller is also connected to a fingerprint recognition unit and / or a fan control unit for identity authentication and system heat dissipation management.
5. A trusted computing motherboard based on a PANGUM900 processor according to claim 1, characterized in that, The power management module includes at least one DC-DC converter, which has a mode selection pin and a current limit configuration pin. The pulse width modulation mode or the pulse frequency modulation mode is selected by configuring the level of the mode selection pin, and the output current limit value is set by configuring the level of the current limit configuration pin.
6. A trusted computing motherboard based on a PANGUM900 processor according to claim 1, characterized in that, The power management module includes at least one DC-DC converter, which has a mode selection pin and a current limit configuration pin. The pulse width modulation mode or the pulse frequency modulation mode is selected by configuring the level of the mode selection pin, and the output current limit value is set by configuring the level of the current limit configuration pin.
7. A secure boot method for a trusted computing motherboard based on a PANGUM900 processor, characterized in that, include: After the system is powered on, the embedded controller controls the power management module to supply power to the trusted module, the BIOS storage unit and the core part of the PANGUM900 processor; The PANGUM900 processor reads the boot firmware from the BIOS storage unit and calls the trusted module to verify the integrity of the boot firmware; If the verification is successful, the embedded controller controls the power management module to power on other modules of the motherboard and continues the subsequent boot process, with the verified firmware verifying the subsequent boot components. If verification fails, the startup process will be aborted.
8. A secure boot method for a trusted computing motherboard based on a PANGUM900 processor according to claim 7, characterized in that, The step of calling the trusted module to perform integrity verification on the boot firmware includes: the trusted module calculating the hash value of the boot firmware and comparing it with a pre-stored valid hash value or digital signature.
9. A secure boot method for a trusted computing motherboard based on a PANGUM900 processor according to claim 7, characterized in that, The method also includes a remote authentication step: after the system starts, the remote server verifies the startup status of the motherboard and the integrity of the software environment by reading the platform configuration register value stored in the trusted module.
10. A secure boot method for a trusted computing motherboard based on a PANGUM900 processor according to claim 7, characterized in that, After the system is powered on, the embedded controller also monitors the system temperature and voltage, and controls the fan speed based on the monitoring results.