Request merging method and unit, and chip

By using multiplexer and comparator group in the request merging unit to merge the requests in the memory access instruction, the chip area occupation problem caused by the excessive number of comparators in the prior art is solved, and more efficient request merging is achieved.

WO2025059873A1 Publication Date: 2025-03-27VERISILICON MICROELECTRONICS (SHANGHAI) CO LTD +4
4 Cites 0 Cited by

Patent Information

Application Number
PCT/CN2023/119832
Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
Filing Date
2023-09-19
Publication Date
2025-03-27

AI Technical Summary

Technical Problem

In the prior art, when merging requests in memory access instructions, a large number of comparators are required, resulting in a large chip area occupancy.

Method used

A request merging unit is designed to determine the target request from the multiple requests to be merged through a multiple selector, and to compare the target request with multiple requests using a group of comparator until all requests are compared, only a comparator with the same number as the request is required.

Benefits of technology

It effectively reduces the number of use of comparators, reduces the chip area occupied by the request merging unit, and improves the efficiency of request merging.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader

Abstract

The present application relates to the field of chip design. Provided are a request merging method and unit, and a chip. The request merging unit comprises: a multiplexer, which is configured to determine a target request from multiple requests to be merged, wherein the target request is a request that is selected from among the multiple requests according to a preset condition; a comparator group, which is connected to the multiplexer and is configured to compare the target request with the multiple requests, respectively, so as to determine, from among the multiple requests, a repeated request that overlaps with the target request; and a first logical circuit, which is connected to the multiplexer and is configured to output to the multiplexer the remaining requests among the multiple requests, excluding the repeated request and the target request, so as to repeat a comparison process until all of the multiple requests have been compared, wherein the multiplexer is further configured to output the target request to the outside of the request merging unit. The request merging unit can reduce a chip area occupied by the merging unit.
Need to check novelty before this filing date? Find Prior Art