A shared-memory SoC FPGA splits MCU control and AI acceleration to raise edge computing speed while limiting area, power, and design cost.
Multiple reconfigurable arrays and configurable memory boost bulk data throughput while balancing area, speed, and power.