Processing method and device of network on chip and network on chip

By optimizing bit width and virtual channel allocation in the on-chip network, the problems of high latency and low throughput caused by load imbalance are solved, achieving more efficient data transmission.

CN116360998BActive Publication Date: 2026-06-16UNIV OF SCI & TECH OF CHINA
View PDF 2 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
UNIV OF SCI & TECH OF CHINA
Filing Date
2023-03-31
Publication Date
2026-06-16

AI Technical Summary

⚠Technical Problem

Existing on-chip networks suffer from load imbalance, resulting in high latency and low network throughput.

⚗Method used

By determining multiple configuration schemes based on the bit width and virtual channel information of each link in the on-chip network, and then selecting a sampling configuration scheme from the multiple configuration schemes based on the target optimization index, bit width allocation information, and virtual channel allocation information, the bit width and virtual channel allocation of the on-chip network are optimized, thereby improving the resource utilization of frequently used links.

🎯Benefits of technology

By optimizing the bit width and virtual channel allocation of the on-chip network, latency was reduced and network throughput was increased, thereby improving the overall performance of the on-chip network.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN116360998B_ABST
    Figure CN116360998B_ABST
Patent Text Reader

Abstract

The disclosure provides a processing method and device of a network on chip and the network on chip, which can be applied to the technical field of the network on chip. The processing method of the network on chip comprises the following steps: determining a plurality of configuration schemes of the network on chip according to the bit width information and the virtual channel information of a plurality of links in the network on chip, wherein the configuration scheme comprises bit width allocation information and virtual channel allocation information of each link; determining at least one sampling configuration scheme and a simulation index value of a target optimization index corresponding to the sampling configuration scheme from the plurality of configuration schemes according to the target optimization index, the bit width allocation information and the virtual channel allocation information; and determining a target configuration scheme of the network on chip according to the simulation index value corresponding to the sampling configuration scheme, so that the network on chip transmits data flits according to the target configuration scheme.
Need to check novelty before this filing date? Find Prior Art