splicing display devices

By designing the board and interface circuits, the video wall display device achieves automated fault detection and historical record recording, solving the problem of rapid fault location when the video wall display device is used outdoors, simplifying the diagnostic process and reducing costs.

CN122090741APending Publication Date: 2026-05-26LG DISPLAY CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
LG DISPLAY CO LTD
Filing Date
2022-11-04
Publication Date
2026-05-26

AI Technical Summary

Technical Problem

When splicing display devices are used outdoors, it is difficult to quickly detect and locate faulty display modules, and the fault detection process is complex and time-consuming.

Method used

The system uses a setup board and multiple display modules connected through first and second interface circuits to automatically detect the location of faulty modules and record the fault history, and uses the SPI communication protocol for rapid fault diagnosis.

Benefits of technology

It enables rapid and automated fault detection, shortens fault location time, simplifies the diagnostic process, and reduces manufacturing costs.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122090741A_ABST
    Figure CN122090741A_ABST
Patent Text Reader

Abstract

This invention discloses a splicing display device, comprising: a plurality of display modules interconnected via a first interface circuit and a second interface circuit, each display module including a timing controller configured to determine whether a corresponding display module is faulty and output a defect occurrence and location signal in response to determining that the corresponding display module is a faulty module; and a setting board configured to: receive the defect occurrence and location signal output from the faulty module via the first interface circuit during a first time period, generate a defect identification completion signal in response to receiving the defect occurrence and location signal, transmit the defect identification completion signal via the second interface circuit during a second time period after the first time period, and receive a defect history signal of the faulty module from the faulty module via the first interface circuit during a third time period after the second time period.
Need to check novelty before this filing date? Find Prior Art