Signal processor, radar device, and signal processing method for radar device
The two-stage coherent integration in the signal processor addresses false detection and accuracy issues in radar systems by improving target velocity and distance resolution, especially in low SNR conditions.
Patent Information
- Authority / Receiving Office
- JP · JP
- Patent Type
- Applications
- Current Assignee / Owner
- MITSUBISHI ELECTRIC CORP
- Filing Date
- 2024-12-06
- Publication Date
- 2026-06-18
AI Technical Summary
Existing radar systems face issues with false target detection and degraded accuracy in calculating target velocity and distance resolution, particularly when the signal-to-noise ratio is low or when multiple targets are present.
A signal processor with two-stage coherent integration units is employed to integrate distance and velocity components separately, using first and second coherent integration units to reduce integration loss and improve accuracy.
The solution effectively suppresses false detection and maintains target velocity and distance resolution accuracy even with low SNR, enhancing radar system performance.
Smart Images

Figure 2026099041000001_ABST