Device performane analysis apparatus and method
The device performance analysis apparatus and method provide a quick and intuitive solution for analyzing ASICs and APs by using status detectors and generators to insert and identify performance analysis codes, reducing analysis time and enabling efficient operation period understanding.
Patent Information
- Authority / Receiving Office
- US · United States
- Patent Type
- Applications(United States)
- Current Assignee / Owner
- SK HYNIX INC
- Filing Date
- 2025-04-11
- Publication Date
- 2026-06-18
AI Technical Summary
Existing performance analysis methods for ASICs and APs are time-consuming and difficult due to the need for reverse calculation from program counters, especially when compilation optimization is high, and repeated analysis is required to meet performance requirements.
A device performance analysis apparatus and method that includes a status detector and a status output signal generator to quickly and intuitively analyze performance by inserting analysis codes with status identification numbers, allowing for intuitive location identification and reduced analysis time.
Significantly reduces analysis time and enables intuitive understanding of chip operations by expressing operation periods as single status values, enabling developers to specify desired operation periods for various types of performance analysis.
Smart Images

Figure 1 
Figure 2