System and semiconductor integrated circuit for monitoring link 16 compliance

A digital-based Link 16 compliance monitoring system integrated into an FPGA chip addresses the inefficiencies of analog circuitry, enabling real-time compliance verification and reducing SWaP, thus improving performance and meeting DoD certification standards.

WO2026128537A1 Publication Date: 2026-06-18BAE SYSTEMS INFORMATION ANDELECTRONIC SYSTEMS INTEGRATION INC
0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
BAE SYSTEMS INFORMATION ANDELECTRONIC SYSTEMS INTEGRATION INC
Filing Date
2025-12-10
Publication Date
2026-06-18

AI Technical Summary

⚠Technical Problem

Existing Link 16 terminals require additional hardware circuitry for compliance monitoring due to limitations in analog-digital converters, increasing cost, size, weight, and power consumption, while analog circuitry is inefficient for real-time compliance verification.

⚗Method used

A digital-based Link 16 compliance monitoring system integrated into a single FPGA chip or separate chip, utilizing digital signal processing to monitor compliance with DoD requirements, reducing size, weight, and power consumption.

🎯Benefits of technology

The system achieves real-time monitoring of Link 16 compliance, enhancing performance and reducing SWaP (Size, Weight, and Power) through shared analytical circuitry, while meeting EMC features certification standards.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

A Link 16 compliance monitoring system, and Link 16 compliance monitoring semiconductor integrated circuit, for LLD monitoring, frequency bin monitoring, and pulse width monitoring comprising an LLD monitoring subsystem, a frequency bin monitoring subsystem, and a pulse width monitoring subsystem, all sharing a frontend subsystem that performs A / D conversion of the inputted Link 16 transmission RF signal and that reduces overhead in digital signal processing by digitally multiplying the Link 16 transmission RF signal by a 1060 MHz complex sine wave waveform and then decimating the result.
Need to check novelty before this filing date? Find Prior Art