Dynamic wave-based dry-contact acquisition apparatus, state determination method, and electronic device

By using a dynamic wave-based dry contact acquisition device and an acquisition circuit composed of FPGA units and optocouplers, low-cost and high-efficiency dry contact status judgment is achieved, solving the problems of high system complexity and inaccurate acquisition in existing technologies, and improving the cost-effectiveness and reliability of the acquisition device.

WO2026144440A1PCT designated stage Publication Date: 2026-07-09CASCO SIGNAL LTD

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
CASCO SIGNAL LTD
Filing Date
2025-10-23
Publication Date
2026-07-09

AI Technical Summary

Technical Problem

In the existing technology, the status judgment system for rail transit dry contact points is complex in design, costly, and the data collection results are inaccurate, making it difficult to achieve low-cost and simple-structured status judgment.

Method used

A dry contact acquisition device based on dynamic waves is adopted. The acquisition circuit consists of three FPGA units and optocouplers. The status is judged by dynamic wave signals with different designs. The redundant FPGA units are used for mutual comparison to achieve accurate judgment of the dry contact status.

Benefits of technology

It achieves low-cost and simple dry contact status acquisition, improves the accuracy and robustness of acquisition, supports simultaneous acquisition from multiple nodes, and reduces system complexity and maintenance difficulty.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN2025129498_09072026_PF_FP_ABST
    Figure CN2025129498_09072026_PF_FP_ABST
Patent Text Reader

Abstract

A dynamic wave-based dry-contact acquisition apparatus, a state determination method, and an electronic device. The apparatus comprises at least one acquisition circuit and a core computation module. The core computation module is used for determining a state of a dry contact, and comprises three FPGA units, that is, a first FPGA unit, a second FPGA unit, and a third FPGA unit. Each acquisition circuit comprises upper and lower transmitting optocouplers and upper and lower return-acquisition optocouplers. The third FPGA unit transmits a dynamic wave to the transmitting optocouplers of each acquisition circuit, and each acquisition circuit acquires, by means of the return-acquisition optocouplers, signals obtained after the dynamic wave passes through the dry contact, and transmits the signals to the first FPGA unit and the second FPGA unit which are redundantly configured. The first FPGA unit and the second FPGA unit perform cross‑comparison on the received signals, and determine the state of the dry contact in light of the dynamic wave transmitted by the third FPGA unit. The apparatus has advantages such as structural simplicity, low cost, simultaneous acquisition at a plurality of nodes, and accurate determination of dry-contact states.
Need to check novelty before this filing date? Find Prior Art

Description

Dynamic wave-based dry contact acquisition device, state judgment method and electronic equipment Technical Field

[0001] This invention relates to the field of dry contact acquisition technology for rail transit, and in particular to a dry contact acquisition device, a status judgment method, and an electronic device based on dynamic waves. Background Technology

[0002] In rail transit, dry contacts refer to an electrical connection method typically used for switching inputs in signaling systems. A dry contact is a passive contact that outputs a switching signal when the state of an external device changes. This type of contact does not require an external power supply; it changes the circuit's on / off state solely through the mechanical switching action within the device. In rail transit signaling systems, dry contacts are commonly used for status monitoring and control of various equipment. For example, when a train enters a certain area, a dry contact will trigger corresponding signal light changes or alarm devices. The stability and reliability of dry contacts are crucial for ensuring the safe operation of trains; any misjudgment can lead to serious consequences.

[0003] Traditional vehicles determine the status of equipment by collecting the voltage status of dry contacts. However, due to limitations in hardware architecture design, the equipment is highly complex and there are many faulty nodes that need to be collected for safety. When multiple data collection nodes are involved in collecting the status, the complexity of the system design increases significantly.

[0004] A search revealed Chinese invention patent application publication number CN112098887B, which discloses a rail transit dry contact status judgment system, comprising: a control circuit; a signal excitation circuit connected to the control circuit for transmitting AC current under the control of the control circuit; a dry contact circuit connected to the signal excitation circuit; a current acquisition circuit connected to the dry contact circuit for receiving feedback current after the AC current passes through the dry contact circuit; a first current-limiting resistor connected in series with the dry contact circuit; the dry contact circuit includes: a rectifier diode connected in parallel with the dry contact; and two current-limiting resistors. A resistor is installed on the branch where the dry contact is located. The control circuit is also connected to a current acquisition circuit to determine the state of the dry contact in the dry contact circuit based on the feedback current: if the feedback current is a DC current, the dry contact is determined to be open; if the feedback current is an AC current with a smaller value in one half-cycle and a larger value in the other half-cycle, the dry contact is determined to be closed; if the feedback current is an AC current with a regularly changing value within the cycle, a short circuit is determined to occur between the first current-limiting resistor and the dry contact circuit; if the feedback current is 0, the system is determined to be open-circuited. This existing patent application suffers from high system design complexity and inaccurate state determination due to the lack of processing of the acquisition results.

[0005] How to achieve low-cost, simple-structure dry contact data acquisition and accurately determine the dry contact status has become a technical problem that needs to be solved. Summary of the Invention

[0006] The purpose of this invention is to overcome the shortcomings of the prior art and provide a dry contact acquisition device based on dynamic waves.

[0007] The objective of this invention can be achieved through the following technical solutions:

[0008] According to one aspect of the present invention, a dry contact acquisition device based on dynamic waves is provided. The device includes at least one acquisition circuit and a core computing module. The core computing module is used to determine the dry contact status and includes three FPGA units, namely a first FPGA unit, a second FPGA unit, and a third FPGA unit. Each acquisition circuit includes upper and lower transmitting optical couplers and upper and lower receiving optical couplers.

[0009] The third FPGA unit sends a dynamic wave to the transmitting optical coupler of the acquisition circuit. The acquisition circuit acquires the signal of the dynamic wave after passing through the dry contact through the return optical coupler and sends it to the redundantly configured first FPGA unit and second FPGA unit.

[0010] The first and second FPGA units compare the received signals and combine them with the dynamic wave sent by the third FPGA unit to determine the dry contact status.

[0011] Preferably, each acquisition circuit includes two pairs of upper and lower optical couplers, one end of which is connected to the first FPGA unit and the second FPGA unit respectively, and the other end is connected to a dry contact.

[0012] Preferably, the other end of the upper optical transducer is connected to the upper end of the dry contact, and the other end of the lower optical transducer is connected to the lower end of the dry contact.

[0013] Preferably, the third FPGA unit transmits dynamic waves to the upper and lower transmission optocouplers of the acquisition circuit according to a set timing sequence, and the dynamic waves of the upper and lower transmission optocouplers are designed differently.

[0014] Preferably, the three FPGA units interact with each other in real time via an internal bus.

[0015] Preferably, when the dry contact is in a closed state, both the first FPGA unit and the second FPGA unit simultaneously acquire the dynamic waves transmitted by the upper transmitting optocoupler and the lower transmitting optocoupler.

[0016] Preferably, when the dry contact is in the open state, if the third FPGA unit sends an upward optical coupler to transmit a dynamic wave, both the first FPGA unit and the second FPGA unit will only collect the dynamic wave transmitted by the upward optical coupler through the upward back-sampling optical coupler; if the third FPGA unit sends a downward optical coupler to transmit a dynamic wave, both the first FPGA unit and the second FPGA unit will only collect the dynamic wave transmitted by the downward optical coupler through the downward back-sampling optical coupler.

[0017] Preferably, the device further includes a communication module connected to the core computing module, through which the first FPGA unit and the second FPGA unit transmit the acquisition and status judgment results to the system host in real time.

[0018] Preferably, the device further includes an external interface and an internal interface, wherein the device is connected to an external load device through the external interface and to the system host through the internal interface;

[0019] The external interface is connected to the acquisition circuit.

[0020] Preferably, the device further includes a power management module connected to the core computing unit, the power management module being used for temperature and voltage detection of the core computing module to ensure that the core computing module operates within a reliable voltage and temperature range.

[0021] According to another aspect of the present invention, a method for determining the state of a dry contact based on dynamic waves is provided, the method comprising:

[0022] The third FPGA unit of the core computing module sends dynamic waves to the upper and lower optical couplers of the acquisition circuit according to the set timing sequence.

[0023] The first and second FPGA units of the core computing module receive dynamic waves through the upper and lower optical couplers of the acquisition circuit, and share the received acquisition information with each other.

[0024] The first and second FPGA units of the core computing module compare the received acquisition information and determine the dry contact status.

[0025] Preferably, the process of determining the state of the dry contact includes:

[0026] When the third FPGA unit sends a dynamic wave from the optical coupler upwards, if it can simultaneously receive the dynamic waves sent by the upper and lower optical couplers, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation. If it can only receive the dynamic wave sent by the upper optical coupler, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation. Otherwise, all dry contacts are in a fault state.

[0027] More preferably, the process of determining the state of the dry contact further includes:

[0028] When the third FPGA unit sends a dynamic wave from the optocoupler downwards, if it can simultaneously receive the dynamic waves sent by the upper and lower optical sampling couplers, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation. If it can only receive the dynamic wave sent by the lower optical sampling coupler, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation. Otherwise, all dry contacts are in a fault state.

[0029] According to a third aspect of the present invention, an electronic device is provided, including a memory and a processor, wherein the memory stores a computer program, and the processor executes the program to implement the method described thereon.

[0030] According to a fourth aspect of the present invention, a computer-readable storage medium is provided having a computer program stored thereon, which, when executed by a processor, implements the method described thereon.

[0031] Compared with the prior art, the present invention has the following beneficial effects:

[0032] 1) The dry contact acquisition device of the present invention realizes the status acquisition of dry contacts through dynamic wave method, and supports the simultaneous acquisition of multiple nodes. It also designs redundant FPGA units for acquisition, comparison and dry contact status judgment. The structure is simple, the cost is low and the maintenance is simple, which improves the accuracy and robustness of dry contact status acquisition.

[0033] 2) According to the set timing sequence, the present invention sends different dynamic waves to the upper and lower optical couplers of the acquisition circuit respectively. By acquiring the signal after the dynamic wave passes through the dry contact, the core calculation module combines the transmitted dynamic wave and the received signal to make a judgment and compare the judgment results, so as to accurately judge the state of the dry contact and troubleshoot the dry contact fault.

[0034] 3) This invention enables simultaneous data acquisition from multiple nodes, improving the space utilization and cost-effectiveness of the dry contact acquisition device. Attached Figure Description

[0035] Figure 1 is a schematic diagram of the dry contact acquisition device in this invention;

[0036] Figure 2 is a schematic diagram of the dry contact acquisition principle based on the core computing module in this invention. Detailed Implementation

[0037] The technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings. Obviously, the described embodiments are only some, not all, of the embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative effort should fall within the scope of protection of the present invention.

[0038] This embodiment relates to a dry contact acquisition device based on dynamic waves, which can realize the safe acquisition of dry contacts of vehicle equipment. It has a simple structure, requires no auxiliary equipment, can acquire multiple nodes at the same time, has low cost, and is easy to maintain.

[0039] As shown in Figure 1, the device includes an external interface, at least one acquisition circuit, a core computing module, a communication module, a power management module, and an internal interface.

[0040] The acquisition circuit and the core computing module respectively realize the acquisition and judgment of the dry contact status. The core computing module uses three FPGA units to realize the status judgment, namely the first FPGA unit, the second FPGA unit and the third FPGA unit.

[0041] The communication module includes a CPU and a network interface, which is used to upload the collected data and status judgment results to the system host through the internal interface (not shown in the attached figure).

[0042] The power management module is used for temperature and voltage detection of the core computing module to ensure that the core computing module operates within a reliable voltage and temperature range.

[0043] The device connects to an external load device via an external interface.

[0044] Figure 2 is a schematic diagram of the acquisition structure of the core computing module, showing the acquisition principle of one acquisition circuit. When multiple acquisitions are performed simultaneously, multiple acquisition circuits can be copied, with each circuit designed identically. Each acquisition circuit includes two pairs of upper and lower optical couplers. One end of each coupler is connected to the first FPGA unit and the second FPGA unit, respectively, and the other end is connected to a dry contact. The other end of the upper optical coupler is connected to the upper end of the dry contact, and the other end of the lower optical coupler is connected to the lower end of the dry contact.

[0045] The third FPGA unit transmits dynamic waves to the upper and lower transmission optocouplers of the multi-channel acquisition circuit according to a set timing sequence, and the dynamic waves of the upper and lower transmission optocouplers are designed differently. The set timing sequence includes the upper transmission optocoupler transmitting the dynamic wave first and then the lower transmission optocoupler transmitting the dynamic wave later, or the lower transmission optocoupler transmitting the dynamic wave first and then the upper transmission optocoupler transmitting the dynamic wave later.

[0046] The first FPGA unit and the second FPGA unit are two acquisition and judgment units of the device. They interact with the third FPGA unit in real time through the internal bus to realize the state judgment of the pulse signal.

[0047] The first and second FPGA units are redundantly configured and will share the data they receive with each other. By comparing the judgment results, redundant acquisition and judgment of the dry contact acquisition status are achieved, and the data is transmitted in real time through the communication module to realize the acquisition status.

[0048] When the dry contact is in the closed state, the first FPGA unit can simultaneously acquire the dynamic wave (i.e., pulse signal) transmitted by the upper and lower transmitting optocouplers, and the second FPGA unit can simultaneously acquire the dynamic wave transmitted by the upper and lower transmitting optocouplers.

[0049] When the dry contact is in the open state, when the upper transmit optocoupler of the third FPGA unit emits a dynamic wave, the first FPGA unit acquires the dynamic wave emitted by the upper transmit optocoupler through the upper return optocoupler, and FPGA2 also acquires the dynamic wave emitted by the upper transmit optocoupler through the upper return optocoupler. When the lower transmit optocoupler of the third FPGA unit emits a dynamic wave, the first FPGA unit acquires the dynamic wave emitted by the lower transmit optocoupler through the lower return optocoupler, and the second FPGA unit also acquires the dynamic wave emitted by the lower transmit optocoupler through the lower return optocoupler. All other states are abnormal states.

[0050] The dynamic wave sent by the third FPGA unit and the signals collected by the first and second FPGA units are summarized to determine the status of the dry contact and whether a fault exists. The determination is based on the following criteria: when the third FPGA unit sends a dynamic wave from the optocoupler upwards, if it can receive the dynamic waves sent by both the upper and lower optical transceivers, and the signals collected by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation; if it can only receive the dynamic wave sent by the upper optical transceiver, and the signals collected by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation; otherwise, the dry contact is in a fault state.

[0051] When the third FPGA unit sends a dynamic wave from the optocoupler downwards, if it can receive the dynamic waves sent by the upper and lower optical sampling couplers, and the signals collected by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation. If it can only receive the dynamic wave sent by the lower optical sampling coupler, and the signals collected by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation. Otherwise, all dry contacts are in a fault state.

[0052] If the state judgment results of the first FPGA unit and the second FPGA unit are inconsistent, it indicates that the dry contact state is unstable and there is a fault.

[0053] The design of the transmitting and receiving optical couplers achieves model isolation between internal and external devices.

[0054] This embodiment also relates to a method for determining the state of dry contacts based on dynamic waves, the method comprising:

[0055] The third FPGA unit of the core computing module sends dynamic waves to the upper and lower optical couplers of the acquisition circuit according to the set timing sequence.

[0056] The first and second FPGA units of the core computing module receive dynamic waves through the upper and lower optical couplers of the acquisition circuit, and share the received acquisition information with each other.

[0057] The first and second FPGA units of the core computing module compare the received acquisition information and determine the dry contact status.

[0058] The electronic device of this invention includes a central processing unit (CPU), which can perform various appropriate actions and processes according to computer program instructions stored in read-only memory (ROM) or loaded from a storage unit into random access memory (RAM). The RAM may also store various programs and data required for device operation. The CPU, ROM, and RAM are interconnected via a bus. Input / output (I / O) interfaces are also connected to the bus.

[0059] Multiple components in the device are connected to the I / O interface, including: input units such as keyboards and mice; output units such as various types of displays and speakers; storage units such as disks and optical discs; and communication units such as network interface cards (NICs), modems, and wireless transceivers. The communication unit allows the device to exchange information / data with other devices through computer networks such as the Internet and / or various telecommunications networks.

[0060] The processing unit performs the various methods and processes described above. For example, in some embodiments, the methods may be implemented as computer software programs tangibly contained in a machine-readable medium, such as a storage unit. In some embodiments, part or all of the computer program may be loaded and / or installed on the device via ROM and / or a communication unit. When the computer program is loaded into RAM and executed by the CPU, one or more steps of the methods described above may be performed. Alternatively, in other embodiments, the CPU may be configured to execute the methods by any other suitable means (e.g., by means of firmware).

[0061] The functions described above in this document can be performed, at least in part, by one or more hardware logic components. For example, exemplary types of hardware logic components that can be used, without limitation, include: Field Programmable Gate Arrays (FPGAs), Application-Specific Integrated Circuits (ASICs), Application Standard Products (ASSPs), System-on-Chip (SoCs), Complex Programmable Logic Devices (CPLDs), and so on.

[0062] The program code used to implement the methods of the present invention can be written in any combination of one or more programming languages. This program code can be provided to a processor or controller of a general-purpose computer, special-purpose computer, or other programmable data processing device, such that when executed by the processor or controller, the program code causes the functions / operations specified in the flowcharts and / or block diagrams to be implemented. The program code can be executed entirely on the machine, partially on the machine, as a standalone software package partially on the machine and partially on a remote machine, or entirely on a remote machine or server.

[0063] In the context of this invention, a machine-readable medium can be a tangible medium that may contain or store a program for use by or in conjunction with an instruction execution system, apparatus, or device. A machine-readable medium can be a machine-readable signal medium or a machine-readable storage medium. Machine-readable media can include, but are not limited to, electronic, magnetic, optical, electromagnetic, infrared, or semiconductor systems, apparatus, or devices, or any suitable combination of the foregoing. More specific examples of machine-readable storage media include electrical connections based on one or more wires, portable computer disks, hard disks, random access memory (RAM), read-only memory (ROM), erasable programmable read-only memory (EPROM or flash memory), optical fibers, portable compact disk read-only memory (CD-ROM), optical storage devices, magnetic storage devices, or any suitable combination of the foregoing.

[0064] The above description is merely a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Any person skilled in the art can easily conceive of various equivalent modifications or substitutions within the technical scope disclosed in the present invention, and these modifications or substitutions should all be covered within the scope of protection of the present invention. Therefore, the scope of protection of the present invention should be determined by the scope of the claims.

Claims

1. A dry contact acquisition device based on dynamic waves, characterized in that, The device includes at least one acquisition circuit and a core computing module; the core computing module is used to determine the dry contact status and includes three FPGA units, namely a first FPGA unit, a second FPGA unit and a third FPGA unit; each acquisition circuit includes upper and lower transmit optical couplers and upper and lower return acquisition optical couplers. The third FPGA unit sends a dynamic wave to the transmitting optical coupler of the acquisition circuit. The acquisition circuit acquires the signal of the dynamic wave after passing through the dry contact through the return optical coupler and sends it to the redundantly configured first FPGA unit and second FPGA unit. The first FPGA unit and the second FPGA unit share the received signals and determine the dry contact status by combining the dynamic wave sent by the third FPGA unit.

2. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, Each acquisition circuit includes two pairs of upper and lower optical couplers, one end of which is connected to the first FPGA unit and the second FPGA unit respectively, and the other end is connected to a dry contact.

3. The dry contact acquisition device based on dynamic waves according to claim 2, characterized in that, The other end of the upper return optical coupler is connected to the upper end of the dry contact, and the other end of the lower return optical coupler is connected to the lower end of the dry contact.

4. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, The third FPGA unit transmits dynamic waves to the upper and lower transmission optocouplers of the acquisition circuit according to the set timing sequence, and the dynamic waves of the upper and lower transmission optocouplers are designed differently.

5. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, The three FPGA units interact with each other in real time via an internal bus.

6. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, When the dry contact is closed, both the first FPGA unit and the second FPGA unit simultaneously acquire the dynamic waves transmitted by the upper and lower transmitting optical couplers.

7. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, When the dry contact is open, if the third FPGA unit sends an upward dynamic wave via the optical coupler, both the first and second FPGA units will only acquire the dynamic wave sent by the upward optical coupler through the upward back-sampling optical coupler; if the third FPGA unit sends a downward dynamic wave via the optical coupler, both the first and second FPGA units will only acquire the dynamic wave sent by the downward optical coupler through the downward back-sampling optical coupler.

8. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, The device also includes a communication module connected to the core computing module, through which the first FPGA unit and the second FPGA unit transmit the acquisition and status judgment results to the system host in real time.

9. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, The device also includes an external interface and an internal interface. The device connects to an external load device through the external interface and to the system host through the internal interface. The external interface is connected to the acquisition circuit.

10. The dry contact acquisition device based on dynamic waves according to claim 1, characterized in that, The device also includes a power management module connected to the core computing unit. The power management module is used for temperature and voltage detection of the core computing module to ensure that the core computing module operates within a reliable voltage and temperature range.

11. A method for determining the state of a dry contact acquisition device based on dynamic waves according to any one of claims 1 to 10, characterized in that, The method includes: The third FPGA unit of the core computing module sends dynamic waves to the upper and lower optical couplers of the acquisition circuit according to the set timing sequence. The first and second FPGA units of the core computing module receive dynamic waves through the upper and lower optical couplers of the acquisition circuit, and share the received acquisition information with each other. The first and second FPGA units of the core computing module compare the received acquisition information and determine the dry contact status.

12. The method according to claim 11, characterized in that, The process of determining the state of the dry contact includes: When the third FPGA unit sends a dynamic wave from the optical coupler upwards, if it can simultaneously receive the dynamic waves sent by the upper and lower optical couplers, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation. If it can only receive the dynamic wave sent by the upper optical coupler, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation. Otherwise, all dry contacts are in a fault state.

13. The dry contact acquisition device based on dynamic waves according to claim 12, characterized in that, The process of determining the state of the dry contact also includes: When the third FPGA unit sends a dynamic wave from the optocoupler downwards, if it can simultaneously receive the dynamic waves sent by the upper and lower optical sampling couplers, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in a closed state and is in normal operation. If it can only receive the dynamic wave sent by the lower optical sampling coupler, and the signals acquired by the first and second FPGA units are consistent, then the dry contact is in an open state and is in normal operation. Otherwise, all dry contacts are in a fault state.

14. An electronic device comprising a memory and a processor, wherein the memory stores a computer program, characterized in that, When the processor executes the program, it implements the method as described in any one of claims 11 to 13.

15. A computer-readable storage medium having a computer program stored thereon, characterized in that, When the program is executed by the processor, it implements the method as described in any one of claims 11 to 13.