A back-to-back isolator configuration on a single monolithic substrate merges multiple components to achieve higher electrical isolation.
Series-connected capacitive elements distribute voltage across varying dielectric thicknesses to control discharge speed and extend time measurement duration.
Trench-box cavities preserve capacitance during CMP polishing by protecting 3D structures.
Branch and overlap bus bars vertically to lower ESL without increasing the compact footprint area.