Network communication failure redundancy link switching protection method, system, medium and device

By acquiring main link monitoring data in real time and using a programmable gate array state machine for health evaluation, the preloaded routing table switching is triggered, which solves the problem of high recovery latency when redundant links fail. This achieves nanosecond-level path switching and meets the low recovery latency requirements of high real-time scenarios.

CN122293493APending Publication Date: 2026-06-26DONGFENG MOTOR GRP
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202610292960.2
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2026-03-11
Publication Date
2026-06-26

AI Technical Summary

Technical Problem

Existing technologies suffer from excessively high latency in redundant link switching and recovery when network communication fails, which cannot meet the requirements of high real-time scenarios.

Method used

By acquiring real-time monitoring data of the main link and using a programmable gate array state machine for health evaluation, a pre-loaded routing table is triggered to switch to the backup link, achieving nanosecond-level path switching.

Benefits of technology

The health status calculation and switching decision are completed within the programmable gate array state machine with a latency of less than 1 millisecond, which reduces the latency by 10 times compared with the traditional software protocol stack, meeting the low recovery latency requirements of high real-time scenarios.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122293493A_ABST
    Figure CN122293493A_ABST
Patent Text Reader

Abstract

This invention provides a method, system, medium, and device for protecting against redundant link switching in network communication failures, belonging to the field of vehicle network communication and safety management technology. The method acquires main link monitoring data in real time; a programmable gate array (PGA) state machine evaluates the main link's health based on the monitoring data; if the main link's health evaluation does not meet the requirements, a pre-loaded routing table is triggered to activate the backup link, thereby switching the main link to the backup link. This method enables health calculation and switching decisions to be completed within the PGA state machine, with a latency of <1ms, which is 10 times faster than the >10ms latency of traditional software protocol stacks; the pre-loaded routing table achieves nanosecond-level path switching through direct register reading, thus meeting the requirements of low recovery latency in high real-time scenarios.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention relates to the field of vehicle network communication and safety management technology, and in particular to a method, system, medium and device for protecting against redundant link switching in network communication failures. Background Technology

[0002] Existing methods for preventing high-speed communication failures in vehicle networks manage Ethernet communication through static impedance matching (such as fixed terminating resistors) and predefined priority queues, calibrates protocol layer timing using hardware timestamps, and addresses occasional frame loss through retransmission mechanisms. The core of these methods is to suppress electromagnetic interference through frequency domain S-parameter analysis and shielding layer design. However, their redundant switching mechanism, which relies on a software protocol stack, takes more than 10ms, failing to meet the demands of high real-time scenarios and exhibiting excessively high recovery latency. Summary of the Invention

[0003] The present invention aims to solve at least one of the technical problems existing in the prior art, and proposes a method, system, medium and device for network communication failure redundancy link switching protection.

[0004] In a first aspect, embodiments of the present invention provide a method for protecting against redundant link switching in network communication failures, comprising the following steps:

[0005] S100: Real-time acquisition of main link monitoring data;

[0006] S200: The programmable gate array state machine evaluates the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, it triggers the preloaded routing table to switch to activate the backup link, thereby switching the main link to the backup link.

[0007] Furthermore, in step S100, the main link monitoring data includes bit error rate, transmission delay, and cyclic redundancy check error rate.

[0008] Furthermore, in step S200, the bit error rate, transmission delay, and cyclic redundancy check error rate are weighted and calculated to obtain a health score. If the health score does not meet the requirements, the main link health evaluation does not meet the requirements.

[0009] Furthermore, the weighted calculation formula is as follows:

[0010] Health=a×(1-B)+b×(1-D / 5ms)+c×(1-C / 10)

[0011] Where Health is the health score, B is the bit error rate, D is the transmission delay, C is the cyclic redundancy check error rate, a is the weight of the bit error rate, b is the weight of the transmission delay, and c is the weight of the cyclic redundancy check error rate.

[0012] If the health score is less than the first health threshold, the main link health evaluation does not meet the requirements.

[0013] Furthermore, the weight of the bit error rate is 0.6, the weight of the transmission delay is 0.3, the weight of the cyclic redundancy check error rate is 0.1, and the health threshold is 0.7.

[0014] Furthermore, step S200 also includes: if the health score calculated by weighting the number of consecutive set times is greater than or equal to the second health threshold, the backup link is switched to the main link.

[0015] Furthermore, the second health threshold is 0.8, and the number of attempts is set to 3.

[0016] Secondly, embodiments of the present invention provide a network communication failure redundant link switching protection system, comprising:

[0017] The acquisition module is used to acquire main link monitoring data in real time;

[0018] The evaluation and switching module is used by the programmable gate array state machine to evaluate the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, the preloaded routing table is triggered to switch to the backup link, thereby switching the main link to the backup link.

[0019] Thirdly, embodiments of the present invention provide an electronic device, including:

[0020] One or more processors;

[0021] Memory, used to store one or more programs;

[0022] When the one or more programs are executed by the one or more processors, the one or more processors perform the method as described above.

[0023] Fourthly, embodiments of the present invention provide a computer-readable medium storing a computer program, which, when executed by a processor, implements the steps of the method described above.

[0024] The network communication failure redundancy link switching protection method, system, medium, and device provided by this invention acquires main link monitoring data in real time; a programmable gate array (PGA) state machine evaluates the health of the main link based on the main link monitoring data; if the main link health evaluation does not meet the requirements, a preloaded routing table switching is triggered to activate the backup link, thereby switching the main link to the backup link; the health calculation and switching decision can be completed within the PGA state machine with a latency of <1ms, which is 10 times faster than the latency of >10ms of traditional software protocol stacks; the preloaded routing table achieves nanosecond-level path switching through direct register reading, thus meeting the requirements of low recovery latency in high real-time scenarios. Attached Figure Description

[0025] Figure 1 A flowchart illustrating a network communication failure redundancy link switching protection method provided in an embodiment of the present invention;

[0026] Figure 2 This is an overall flowchart of a network communication failure redundancy link switching protection method provided in an embodiment of the present invention;

[0027] Figure 3 This is a schematic diagram of the primary link and backup link switching logic provided in an embodiment of the present invention;

[0028] Figure 4 An architecture diagram of a network communication failure redundancy link switching protection system provided in an embodiment of the present invention;

[0029] Figure 5 This is a structural block diagram of an electronic device provided in an embodiment of the present invention. Detailed Implementation

[0030] To enable those skilled in the art to better understand the technical solutions of the present invention, exemplary embodiments of the present invention are described below in conjunction with the accompanying drawings, including various details of the embodiments of the present invention to aid understanding. These should be considered merely exemplary. Therefore, those skilled in the art should recognize that various changes and modifications can be made to the embodiments described herein without departing from the scope and spirit of the present invention. Similarly, for clarity and brevity, descriptions of well-known functions and structures are omitted in the following description.

[0031] Where there is no conflict, the various embodiments of the present invention and the features thereof may be combined with each other.

[0032] As used herein, the term “and / or” includes any and all combinations of one or more related enumerated entries.

[0033] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to limit the invention. As used herein, the singular forms “a” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will also be understood that when the terms “comprising” and / or “made of” are used in this specification, the presence of the stated feature, integral, step, operation, element, and / or component is specified, but the presence or addition of one or more other features, integrals, steps, operations, elements, components, and / or groups thereof is not excluded. Terms such as “connected” or “linked” are not limited to physical or mechanical connections but can include electrical connections, whether direct or indirect.

[0034] Unless otherwise specified, all terms used herein (including technical and scientific terms) have the same meaning as commonly understood by one of ordinary skill in the art. It will also be understood that terms such as those defined in commonly used dictionaries should be interpreted as having the meaning consistent with their meaning in the context of the relevant art and the invention, and will not be interpreted as having an idealized or overly formal meaning unless expressly so defined herein.

[0035] This invention provides a method for protecting against network communication failures and redundant link switching, see reference. Figure 1 , 2 As shown, the method includes the following steps:

[0036] S100: Real-time acquisition of main link monitoring data.

[0037] In one embodiment, the main link monitoring data includes bit error rate (BER), transmission delay, and cyclic redundancy check (CRC) error rate.

[0038] Specifically, the bit error rate (BER) directly quantifies the degree of distortion in signal transmission and reflects the integrity of physical layer signals (such as bit errors caused by impedance mismatch, noise interference, etc.); transmission delay is a key indicator of real-time performance, reflecting the timeliness of data transmission from sending to receiving, especially affecting the real-time performance of control commands; the cyclic redundancy check (CRC) error rate detects the tampering or loss of data frames during transmission and is the last line of defense for protocol layer data integrity.

[0039] S200: The programmable gate array (FPGA) state machine evaluates the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, it triggers the preloaded routing table to switch to activate the backup link, thereby switching the main link to the backup link.

[0040] In one embodiment, a health score is obtained by weighting the bit error rate, transmission delay, and cyclic redundancy check error rate. If the health score does not meet the requirements, the main link health evaluation does not meet the requirements.

[0041] In one embodiment, the weighted calculation formula is as follows:

[0042] Health=a×(1-B)+b×(1-D / 5ms)+c×(1-C / 10)

[0043] Where Health is the health score, B is the bit error rate, D is the transmission delay, C is the cyclic redundancy check error rate, a is the weight of the bit error rate, b is the weight of the transmission delay, and c is the weight of the cyclic redundancy check error rate.

[0044] If the health score is less than the first health threshold, the main link health evaluation does not meet the requirements.

[0045] In a preferred embodiment, the weight of the bit error rate is 0.6, the weight of the transmission delay is 0.3, the weight of the cyclic redundancy check error rate is 0.1, and the health threshold is 0.7.

[0046] Specifically, BER has the most direct impact on communication reliability and is given the highest weight, such as 0.6; other factors have a lower weight but are crucial for real-time systems, such as 0.3; since most CRC errors can be corrected through retransmission, BER has the lowest weight but is indispensable, such as 0.1; when performing comprehensive scoring, the weight of BER is > the weight of transmission delay > the weight of cyclic redundancy check error rate. These can be adjusted appropriately based on different operational phases, environmental differences, and engineering requirements.

[0047] In one embodiment, see Figure 3 As shown, step S200 further includes: if the health score calculated by weighting the number of consecutive set times is greater than or equal to the second health threshold, the backup link is switched to the main link.

[0048] In a preferred embodiment, the second health threshold is 0.8, and the number of times is set to 3.

[0049] This invention acquires main link monitoring data in real time; a programmable gate array (PGA) state machine evaluates the main link health based on the monitoring data; if the main link health evaluation does not meet the requirements, a pre-loaded routing table is triggered to activate the backup link, thereby switching the main link to the backup link; this allows health calculation and switching decision to be completed within the PGA state machine with a latency of <1ms, which is 10 times faster than the latency of >10ms in traditional software protocol stacks; the pre-loaded routing table achieves nanosecond-level path switching through direct register reading, thus meeting the requirements of low recovery latency in high real-time scenarios.

[0050] This invention also provides a network communication failure redundant link switching protection system, see below. Figure 4 As shown, the system includes:

[0051] Module 11 is used to acquire main link monitoring data in real time;

[0052] The evaluation and switching module 12 is used by the programmable gate array state machine to evaluate the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, the preloaded routing table is triggered to switch to the backup link, thereby switching the main link to the backup link.

[0053] This invention also provides an electronic device, see below. Figure 5 As shown, an embodiment of the present invention provides an electronic device including: one or more processors 101, a memory 102, and one or more I / O interfaces 103. The memory 102 stores one or more programs, which, when executed by the one or more processors, enable the one or more processors to implement any of the network communication failure redundant link switching protection methods described in the above embodiments; the one or more I / O interfaces 103 are connected between the processor and the memory, configured to enable information interaction between the processor and the memory.

[0054] The processor 101 is a device with data processing capabilities, including but not limited to a central processing unit (CPU); the memory 102 is a device with data storage capabilities, including but not limited to random access memory (RAM, more specifically SDRAM, DDR, etc.), read-only memory (ROM), electrically erasable programmable read-only memory (EEPROM), and flash memory (FLASH); the I / O interface (read / write interface) 103 is connected between the processor 101 and the memory 102, and can realize information interaction between the processor 101 and the memory 102, including but not limited to a data bus (Bus).

[0055] In some embodiments, the processor 101, memory 102, and I / O interface 103 are interconnected via bus 104, and thus connected to other components of the computing device.

[0056] In some embodiments, the one or more processors 101 include a field-programmable gate array.

[0057] This invention also provides a computer-readable medium. The computer-readable medium stores a computer program, which, when executed by a processor, implements the steps in any of the network communication failure redundancy link switching protection methods described in the above embodiments. The computer-readable storage medium can be volatile or non-volatile.

[0058] Those skilled in the art will understand that all or some of the steps, systems, and apparatuses disclosed above, and their functional modules / units, can be implemented as software, firmware, hardware, or suitable combinations thereof. In hardware implementations, the division between functional modules / units mentioned above does not necessarily correspond to the division of physical components; for example, a physical component may have multiple functions, or a function or step may be performed collaboratively by several physical components. Some or all physical components may be implemented as software executed by a processor, such as a central processing unit, digital signal processor, or microprocessor, or as hardware, or as an integrated circuit, such as an application-specific integrated circuit (ASIC). Such software can be distributed on a computer-readable storage medium, which may include computer storage media (or non-transitory media) and communication media (or transient media).

[0059] As is known to those skilled in the art, the term computer storage medium includes volatile and non-volatile, removable and non-removable media implemented in any method or technology for storing information, such as computer-readable program instructions, data structures, program modules, or other data. Computer storage media includes, but is not limited to, random access memory (RAM), read-only memory (ROM), erasable programmable read-only memory (EPROM), static random access memory (SRAM), flash memory or other memory technologies, portable compact disc read-only memory (CD-ROM), digital versatile disc (DVD) or other optical disc storage, magnetic cartridges, magnetic tape, disk storage or other magnetic storage devices, or any other medium that can be used to store desired information and is accessible to a computer. Furthermore, it is known to those skilled in the art that communication media typically contain computer-readable program instructions, data structures, program modules, or other data in modulated data signals such as carrier waves or other transmission mechanisms, and may include any information delivery medium.

[0060] The computer-readable program instructions described herein can be downloaded from computer-readable storage media to various computing / processing devices, or downloaded via a network, such as the Internet, local area network, wide area network, and / or wireless network, to an external computer or external storage device. The network may include copper transmission cables, fiber optic transmission, wireless transmission, routers, firewalls, switches, gateway computers, and / or edge servers. A network adapter card or network interface in each computing / processing device receives the computer-readable program instructions from the network and forwards them to the computer-readable storage media in the respective computing / processing device.

[0061] The computer program instructions used to perform the operations of this invention may be assembly instructions, instruction set architecture (ISA) instructions, machine instructions, machine-dependent instructions, microcode, firmware instructions, state setting data, or source code or object code written in any combination of one or more programming languages, including object-oriented programming languages ​​such as Smalltalk, C++, etc., and conventional procedural programming languages ​​such as the "C" language or similar programming languages. The computer-readable program instructions may be executed entirely on the user's computer, partially on the user's computer, as a standalone software package, partially on the user's computer and partially on a remote computer, or entirely on a remote computer or server. In cases involving a remote computer, the remote computer may be connected to the user's computer via any type of network—including a local area network (LAN) or a wide area network (WAN)—or may be connected to an external computer (e.g., via the Internet using an Internet service provider). In some embodiments, electronic circuitry, such as programmable logic circuitry, field-programmable gate arrays (FPGAs), or programmable logic arrays (PLAs), is personalized by utilizing state information from the computer-readable program instructions. This electronic circuitry can execute the computer-readable program instructions to implement various aspects of the invention.

[0062] The computer program product described herein can be implemented specifically through hardware, software, or a combination thereof. In one alternative embodiment, the computer program product is specifically embodied in a computer storage medium; in another alternative embodiment, the computer program product is specifically embodied in a software product, such as a software development kit (SDK), etc.

[0063] Various aspects of the present invention are described herein with reference to flowchart illustrations and / or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It should be understood that each block of the flowchart illustrations and / or block diagrams, and combinations of blocks in the flowchart illustrations and / or block diagrams, can be implemented by computer-readable program instructions.

[0064] These computer-readable program instructions can be provided to a processor of a general-purpose computer, a special-purpose computer, or other programmable data processing apparatus to produce a machine such that, when executed by the processor of the computer or other programmable data processing apparatus, they create means for implementing the functions / actions specified in one or more blocks of the flowchart and / or block diagram. These computer-readable program instructions can also be stored in a computer-readable storage medium that causes a computer, programmable data processing apparatus, and / or other device to operate in a particular manner; thus, the computer-readable medium storing the instructions comprises an article of manufacture that includes instructions for implementing aspects of the functions / actions specified in one or more blocks of the flowchart and / or block diagram.

[0065] Computer-readable program instructions may also be loaded onto a computer, other programmable data processing apparatus, or other device to cause a series of operational steps to be performed on the computer, other programmable data processing apparatus, or other device to produce a computer-implemented process, thereby causing the instructions executed on the computer, other programmable data processing apparatus, or other device to perform the functions / actions specified in one or more boxes of a flowchart and / or block diagram.

[0066] The flowcharts and block diagrams in the accompanying drawings illustrate the architecture, functionality, and operation of possible implementations of systems, methods, and computer program products according to various embodiments of the present invention. In this regard, each block in a flowchart or block diagram may represent a module, segment, or portion of an instruction, which contains one or more executable instructions for implementing a specified logical function. In some alternative implementations, the functions marked in the blocks may occur in a different order than those shown in the drawings. For example, two consecutive blocks may actually be executed substantially in parallel, and they may sometimes be executed in reverse order, depending on the functions involved. It should also be noted that each block in the block diagrams and / or flowcharts, and combinations of blocks in the block diagrams and / or flowcharts, may be implemented using a dedicated hardware-based system that performs the specified function or action, or using a combination of dedicated hardware and computer instructions.

[0067] Example embodiments have been disclosed herein, and while specific terminology has been used, it is for illustrative purposes only and should be construed as such, and is not intended to be limiting. In some instances, it will be apparent to those skilled in the art that features, characteristics, and / or elements described in conjunction with particular embodiments may be used alone, or in combination with features, characteristics, and / or elements described in conjunction with other embodiments, unless otherwise expressly indicated. Therefore, those skilled in the art will understand that various changes in form and detail may be made without departing from the scope of the invention as set forth in the appended claims.

Claims

1. A method for protecting against network communication failures and redundant link switching, characterized in that, Includes the following steps: S100: Real-time acquisition of main link monitoring data; S200: The programmable gate array state machine evaluates the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, it triggers the preloaded routing table to switch to activate the backup link, thereby switching the main link to the backup link.

2. The method according to claim 1, characterized in that, In step S100, the main link monitoring data includes bit error rate, transmission delay, and cyclic redundancy check error rate.

3. The method according to claim 2, characterized in that, In step S200, the bit error rate, transmission delay, and cyclic redundancy check error rate are weighted and calculated to obtain a health score. If the health score does not meet the requirements, the main link health evaluation does not meet the requirements.

4. The method according to claim 3, characterized in that, The weighted calculation formula is as follows: Health=a×(1-B)+b×(1-D / 5ms)+c×(1-C / 10) Where Health is the health score, B is the bit error rate, D is the transmission delay, C is the cyclic redundancy check error rate, a is the weight of the bit error rate, b is the weight of the transmission delay, and c is the weight of the cyclic redundancy check error rate. If the health score is less than the first health threshold, the main link health evaluation does not meet the requirements.

5. The method according to claim 4, characterized in that, The weight of bit error rate is 0.6, the weight of transmission delay is 0.3, the weight of cyclic redundancy check error rate is 0.1, and the health threshold is 0.

7.

6. The method according to claim 4, characterized in that, Step S200 further includes: if the health score calculated by weighting the number of consecutive set times is greater than or equal to the second health threshold, the backup link is switched to the main link.

7. The method according to claim 6, characterized in that, The second health threshold is 0.8, and the number of attempts is set to 3.

8. A network communication failure redundant link switching protection system, characterized in that, include: The acquisition module is used to acquire main link monitoring data in real time; The evaluation and switching module is used by the programmable gate array state machine to evaluate the health of the main link based on the main link monitoring data. If the health evaluation of the main link does not meet the requirements, the preloaded routing table is triggered to switch to the backup link, thereby switching the main link to the backup link.

9. An electronic device, characterized in that, include: One or more processors; Memory, used to store one or more programs; When the one or more programs are executed by the one or more processors, the one or more processors implement the method as described in any one of claims 1 to 7.

10. A computer-readable medium having a computer program stored thereon, characterized in that, When the computer program is executed by a processor, it implements the steps of the method as described in any one of claims 1 to 7.