An ARM-based dual-redundant programmable logic control device and a control method thereof

By combining hardware arbitration and CRC check, the switching delay and data synchronization problems of redundant programmable logic controllers are solved, enabling rapid control switching and efficient data synchronization, and improving the system's real-time response capability.

CN122411222APending Publication Date: 2026-07-17CHINA STATE SHIPBUILDING CORP LTD RESEARCH INSTITUTE 719 +2
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
CHINA STATE SHIPBUILDING CORP LTD RESEARCH INSTITUTE 719
Filing Date
2026-06-04
Publication Date
2026-07-17

AI Technical Summary

Technical Problem

Existing redundant programmable logic controllers rely on software arbitration, resulting in large switching delays, easy omission of system crashes, and excessive computing power consumption for full data synchronization, leading to extended system response cycles.

Method used

An independent output switching arbitration circuit employs hardware arbitration interrupt triggering logic and software arbitration voting logic, combined with a low-level hardware anti-crash heartbeat mechanism using PWM wave and RC filtering. Prioritizes CRC checksum comparison and triggers byte-by-byte comparison in case of an anomaly, thereby achieving rapid switching and data synchronization between the primary and backup MCUs.

Benefits of technology

It achieves microsecond-level control switching, ensures continuous control output, reduces CPU computational load and communication frequency, and improves the system's real-time response capability.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122411222A_ABST
    Figure CN122411222A_ABST
Patent Text Reader

Abstract

本发明公开了一种基于ARM的双冗余可编程逻辑控制装置及其控制方法,涉及工业自动化控制的技术领域,该装置包括包括电源板、控制板、模拟信号采集板、数字信号检测板和输出板。控制板设有具ARM内核的主、备MCU及独立输出切换仲裁电路。主、备MCU分别输出PWM波,经RC滤波后检测模拟电压,PWM波因死机停滞致电压越界时即输出异常信号;该异常信号与MCU工作状态信号共同输入至纯硬件逻辑门进行表决,直接控制对应数字缓冲通道的开关,实现微秒级硬件极速切换。同时,主备机数据同步优先比对CRC校验和,异常时才触发逐字节比对。本发明有效克服了传统软件仲裁切换延迟大、死机易漏判的缺陷,大幅降低了同步算力消耗,保障了控制输出的绝对连续性。
Need to check novelty before this filing date? Find Prior Art