Computer chip with neural network and computing method

DE602020073224T2Active Publication Date: 2026-06-10HUAWEI TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
DE602020073224
Authority / Receiving Office
DE · DE
Patent Type
Patents
Current Assignee / Owner
Priority Date
2019-10-18
Filing Date
2020-10-19
Publication Date
2026-06-10
Estimated Expiration
2040-10-19

AI Technical Summary

Technical Problem

Existing neural network computing chips require separate calculations for positive and negative input data, leading to increased delay and reduced processing efficiency due to the need for split operations, as they cannot handle negative numbers directly.

Method used

A neural network computing chip with a translation circuit that converts all input data elements to non-negative values, allowing a single calculation step and integrating bias processing, thereby improving efficiency and reducing resource consumption.

Benefits of technology

The solution enables efficient neural network processing by eliminating the need for dual calculations, reducing delay, and optimizing resource use while maintaining accuracy.

✦ Generated by Eureka AI based on patent content.
Patent Text Reader
Need to check novelty before this filing date? Find Prior Art
No text content released.