APPARATUS AND METHOD FOR EFFECTING VIDEO ENCODING AND / OR DECODING, AND COMPUTER-READABLE MEDIUM. BACKGROUND OF THE INVENTION
By separately encoding the sign and absolute value of dQP in CABAC, the method addresses inefficiencies in HEVC encoding, improving coding efficiency and reducing complexity.
Patent Information
- Authority / Receiving Office
- BR · BR
- Patent Type
- Patents
- Current Assignee / Owner
- SONY GROUP CORP
- Filing Date
- 2012-06-01
- Publication Date
- 2026-07-14
AI Technical Summary
Existing video encoding technologies, such as HEVC, face inefficiencies in encoding Delta-QP (dQP) due to symmetrical distribution properties, leading to suboptimal coding efficiency and complexity in CABAC entropy coding.
The method involves separately encoding the sign and absolute value of dQP using unary codes, rather than combining them, to adjust the symmetrical distribution and improve coding efficiency.
This approach reduces the number of binary digits required for encoding, enhancing coding efficiency and reducing complexity in CABAC entropy coding.
Smart Images

Figure 00000020_0000 
Figure 00000021_0000 
Figure 00000022_0000
Abstract
Description
/ 14 APPARATUS AND METHOD FOR EFFECTING VIDEO ENCODING AND / OR DECODING, AND COMPUTER-READABLE MEDIUM. BACKGROUND OF THE INVENTION
[001] This application claims priority from U.S. Provisional Patent Application Serial Number 61 / 503,430, filed June 30, 2011, as well as claiming priority from U.S. Provisional Patent Application Serial Number 61 / 497,281, filed June 15, 2011, both of which are incorporated herein by reference in their entirety. Priority is claimed for each of the preceding applications. 1. Field of the Invention
[002] The present invention relates generally to video coding, and more particularly to binarization coding in Context-Based Adaptive Binary Arithmetic Coding (CABAC) within standards with high video coding efficiency. 2. Description of the Related Technique
[003] Efficient video storage and communication requires encoding mechanisms to reduce spatial and temporal redundancies. While a number of encoding techniques exist, ongoing efforts are directed toward increasing the efficiencies of these encoders / decoders (codecs) that respectively compress and decompress video data streams. The purpose of codecs is to reduce the size of digital video frames in order to accelerate transmission and save storage space. Advances in video encoding made over the years have collectively contributed to the high levels of encoding efficiency provided by state-of-the-art codecs. It is desired, however, that encoding be performed with even higher efficiencies to further reduce video bitrates.
[004] The last of these coding standards under development is referred to as High Efficiency Video Coding (HEVC), from Petition 870220049703, dated 06 / 06 / 2022, page 8 / 32 / 14 The Joint Collaborative Team on Video Coding (JCT-VC) is a joint effort of the MPEG and VCEG standardization committees.
[005] The development pattern includes both high-efficiency and low-complexity configurations, includes a number of coding tools, and includes Adaptive Context-Variable Extension Coding (CAVLC) in a low-complexity configuration and Context-Based Adaptive Binary Arithmetic Coding (CABAC) in a high-efficiency configuration. The High Efficiency configuration uses and supports increased bit precision for internal operations and adaptive mesh filtering.
[006] HEVC employs a Coding Unit (CU) structure whose main difference from a macroblock structure (e.g., in previous MPEG-2 or AVC codecs) is that, instead of a fixed size (e.g., 16x16), the size can vary up to 128x128. A Larger Coding Unit (LCU) represents both flat area and occupied area, whereby providing a single QP value for an LCU is insufficient to obtain high levels of subjective quality. Consequently, HEVC separates the LCU into Coding Units (CUs), each of which is represented by its own QP that can differ from one CU to another. Delta-QP (dQP) can then be defined as the difference between the QP of the current CU and the QP predicted based on the prediction algorithm selected within the CUs that are of sizes such as 8x8, 16x16, 32x32, or 64x64.HEVC can perform QP prediction similarly to the Advanced Video Coding (AVC) standard, although any desired technique may be used with the present invention without departing from the teachings of the invention.
[007] The HM 3.0 test model of the HEVC coding standard uses Delta-QP (dQP) entropy coding in CABAC, consisting of two steps: (1) marking whether dQP is zero or not and (2) if dQP is not zero, the signaled dQP is mapped to an unsigned code number and Petition 870220049703, dated 06 / 06 / 2022, p. 9 / 32 / 14 the unsigned code number is mapped to a binary character using unary codes. It will be noted that unary encoding is an entropy encoding in which a natural number “n” is represented by n ones followed by a zero or alternatively by n-1 ones, followed by a zero. For example, five can be represented as 111110 or 11110 in these unary representations.
[008] Consequently, new coding standards are being developed in order to increase coding efficiency and reduce coding complexity. The present invention provides improvements in Delta-QP (dQP) coding with CABAC entropy coding. BRIEF SUMMARY OF THE INVENTION
[009] The present invention uses a different method of binarizing dQP in CABAC to adjust the symmetrical distribution of dQP. The approach in the current HM 3.0 test model assigns different non-zero dQP extensions to the same absolute values. However, statistics indicate that the dQP distribution has a symmetrical property, whereby non-zero dQPs having the same absolute values but different signs tend to exhibit similar probabilities. It should be verified, however, that the invention can be applied to all video coding systems and standards that use signed syntax, such as Delta-QP, and within which the symmetry property is exhibited for both positive and negative values.
[0010] In order to adjust the true distribution of dQP, this present invention performs dQP binarization in CABAC, with modified steps of (1) marking to indicate whether dQP is zero or not and (2) if dQP is not zero, the absolute value of dQP is mapped to a binary character using unary codes. The dQP signal is then encoded. Alternatively, the dQP signal can be encoded first followed by the absolute value of dQP. Either of these alternatives is referred to herein as Absolute Value and Petition 870220049703, dated 06 / 06 / 2022, page 10 / 32 / 14 Separated Signals (SAVS).
[0011] Additional aspects and embodiments of the invention will be disclosed in the following portions of the specification, where the detailed description is for the purpose of fully disclosing preferred embodiments of the invention, without placing limitations on them. BRIEF DESCRIPTION OF THE VARIOUS VIEWS OF THE DRAWING(S)
[0012] The invention will be more fully understood by reference to the following drawings, which are for illustrative purposes only:
[0013] Figure 1 is a block diagram of a CABAC-based video encoder, according to an embodiment of the present invention.
[0014] Figure 2 is a block diagram of a CABAC-based video encoder, according to an embodiment of the present invention.
[0015] Figure 3 is a flowchart of the new binarization method according to an embodiment of the present invention.
[0016] Figures 4A to 4B are process flows for binarization in an example of dQP = -3, showing a comparison between HM 3.0 in Figure 4A and the method of the present invention in Figure 4B. DETAILED DESCRIPTION OF THE INVENTION
[0017] Context-Based Adaptive Binary Arithmetic (CABAC) coding is one of two entropy coding methods for use in the evolving HEVC standard, and has been found in the H.264 / AVC video coding standards. CABAC coding generally consists of binarization, context modeling, and binary arithmetic coding. The Separated Absolute Value and Sign (SAVS) method of the invention provides a refinement of binarization for use in CABAC, which is particularly well suited for statistical probability symmetry for positive and negative codes of the same value.
[0018] In the HEVC (HM) 3.0 test model, each CU can have Petition 870220049703, dated 06 / 06 / 2022, page 11 / 32 / 14 different QPs. To signal the QP used to encode the CU, the difference denoted by “dQP” between the current CU QP and the predicted QP is encoded in the syntax. The dQP value is encoded by Context-Based Adaptive Binary Arithmetic Coding (CABAC) under the High Efficiency (HE) HEVC configuration. The encoding process consists of two steps: (1) marking that the dQP is non-zero, and (2) mapping a signaled dQP to an unsigned code number and the code number is mapped to a binary character using unary codes.
[0019] The approach in HM 3.0 assigns different extensions to non-zero dQP with the same absolute values. For example, dQP = -1 is assigned 3 bits, while dQP = 1 is assigned 2 bits. Statistics demonstrate that the dQP distribution has a symmetrical property, in which non-zero dQP with the same absolute values but different signs tends to have similar probabilities.
[0020] The present invention encodes dQP in such a way that the dQP sign and the absolute value of dQP are encoded separately. A marking is encoded, indicating instances where dQP is non-zero, and then the absolute value of dQP and the dQP sign are encoded separately, or alternatively the dQP sign and then its absolute value are encoded. The separately encoded dQP sign and absolute value are combined into the final binary character. It will be denoted that the encoding order of the absolute value of dQP and the dQP sign is interchangeable according to the invention.
[0021] Figures 1 to 2 illustrate exemplary embodiments of an encoding apparatus comprising an encoder 10 and a decoder 50, configured according to the invention for encoding using CABAC with the SAVS binarization mechanism.
[0022] In carrying out the invention shown in Figures 1 to 2, the invention is implemented within the CABAC processing blocks of a conventional video encoding system otherwise (encoding Petition 870220049703, dated 06 / 06 / 2022, page 12 / 32 / 14 and / or decoding), to minimize development work and maximize compatibility.
[0023] Encoder 10 is shown in Figure 1 having encoding elements 12 executed by one or more processors 44. In the example, video frame input 14 is shown along with reference frames 16 and frame output 18. Interprediction 20 is shown with motion estimation (ME) 22, and motion compensation (MC) 24. Intraprediction 26 is shown with switching between inter- and intraprediction. A summing junction 28 is shown with output to a forward transform 30, quantization stage 32 and CABAC encoding 34 with SAVS. An inverse quantization 36 and inverse transform 38 are shown coupled to a summing junction 40 and followed by a filter 42, such as a deblocking and / or mesh filter.
[0024] It should be verified that the encoder is shown implemented with a processing medium 44, such as comprising at least one processing device 46 (e.g., CPU) and at least one memory 48 for executing programming associated with the encoding. In addition, it will be verified that elements of the present invention can be implemented as programming stored in a medium, which can be accessed for execution by a CPU for the encoder 10 and / or decoder 50.
[0025] In the decoder 50 of Figure 2, decoding blocks 52 are shown together with a processing means 76, which is substantially a subset of the elements contained in the encoder, shown in Figure 1, operating on reference frames 54 and outputting video 74. The decoder blocks receive an encoded video signal 56 which is processed through a CABAC with SAVS entropy decoder 58, inverse quantization 60, inverse transform 62 according to an embodiment of the invention. The adder 64 is shown between the transform Petition 870220049703, dated 06 / 06 / 2022, page 13 / 32 / 14 inverse 62 emitted and the selection between interprediction 66 shown with motion compensation 68 and intraprediction 70. The output of the summing junction 64 is received by the filter 72, which can be configured as a mesh filter, a deblocking filter, or any combination thereof. It should be verified that the decoder can be implemented with a processing medium 76 comprising at least one processing device 78 and at least one memory 80 to execute programming associated with the encoding. In addition, it will be noted that elements of the present invention can be implemented as stored programming in a medium, where said medium can be accessed for execution by the processing device 78 (CPU).
[0026] It should be verified that the programming is executable from memory which is a tangible (physical) computer-readable medium that is non-transient in that it does not merely constitute a transient propagation signal, but is actually capable of holding programming, such as within any desired form and number of static or dynamic memory devices. These memory devices need not be implemented to hold data under all conditions (e.g., power failure) to be considered here as non-transient media.
[0027] It should be verified that the programming described herein is executable from a memory device (or devices) comprising a tangible (physical) computer-readable medium that is non-transient in that it does not merely constitute a transient propagation signal, but is actually capable of holding programming, such as within any desired form and number of static or dynamic memory devices. These memory devices need not be implemented to hold data indefinitely or under all conditions (e.g., power failure) to be considered herein as non-transient media.
[0028] Figure 3 is a flowchart of the CABAC SAVS method. A Petition 870220049703, dated 06 / 06 / 2022, page 14 / 32 / 14 The dQP marking is encoded 90, as at the instant the dQP value is determined. As an example, a function is used to encode QP from the current CU, and internally, the dQP function is first obtained as the difference between QP and the current and predicted CU, after which the dQP marking is encoded. If the dQP marking is checked 92 as being non-zero, then the absolute value of dQP is mapped 94 (converted) using unary encoding. The signal is also mapped separately 86 to a unary code, after which the separate codes are combined 98 into one character. It should be verified that the order of steps 94 and 96 can be reversed without impacting the operation. If dQP is 0, then there is no dQP value to encode, and, for example, the function to encode QP returns only a dQP tag. It will be noted that a dQP tag is always encoded to indicate whether dQP is non-zero.In the examples of non-zero dQP described, it will be verified that dQP always starts as a “1” bit.
[0029] Figure 4A illustrates an example of binarization according to CABAC in the HM 3.0 test specification. It is seen in this example of dQP in step 100 equal to -3, that the value (sign and absolute value) is unarily encoded in step 102, as a single entity with code number 5, resulting in step 104 in the bit string “111110” obtaining five binary places. The string in this example and in Figure 4B described below, does not illustrate the non-zero dQP bit preceding the dQP encoding.
[0030] Figure 4B illustrates an example of binarization according to CABAC SAVS. The same example of encoding 110 of -3 is shown with separate encoding of sign and absolute value. The absolute value of 3 is considered in step 112, resulting in step 114 of code number 2, and in step 116 of bit string 110 requiring three binary places. Similarly, the sign is encoded in step 118, resulting in step 120 of code number 1, and in step 122 of bit string 1. In step 124, the bit strings are combined, resulting in 1101 or 1110, depending on the Petition 870220049703, dated 06 / 06 / 2022, page 15 / 32 / 14 order of the combination. It should be verified that the number of binary digits required by this encoding is a total of 4 binary digits, compared to the 6 digits used by conventional encoding.
[0031] As can be seen, therefore, the present invention includes the following inventive embodiments, among others: 1. Apparatus for performing video encoding, comprising: a computer configured to encode and / or decode video; and programming configured to run on said computer to: perform interprediction and / or intraprediction to reduce temporal and / or spatial redundancies; perform a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; perform context-based adaptive binary arithmetic coding (CABAC) during encoding and / or decoding; and perform non-zero Delta-QP (dQP) binarization by (a) mapping the absolute value of dQP using unary encoding; (b) separately encoding the dQP signal; and (c) combining binary characters for sign and absolute value. 2. Device of implementation 1, where the aforementioned programming is alternatively configured for execution on the aforementioned computer for encoding the signal to dQP, prior to encoding the absolute dQP value. 3. Implementation Apparatus 1: where the aforementioned video encoding apparatus uses a Coding Unit (CU) structure in which block sizes are not fixed, and in which the Larger Coding Unit (LCU) is separated into multiple CUs, each possessing its own QP, which may differ from one CU to another; and where Delta-QP (dQP) signals the difference between the QP of the current CU and the predicted CU is encoded in the syntax. 4. Device from implementation 1, where the aforementioned video encoding is performed according to the High Efficiency Video Coding (HEVC) standard. 5. Device for implementation 4, where video encoding is mentioned. Petition 870220049703, dated 06 / 06 / 2022, page 16 / 32 / 14, carried out in a high-efficiency encoding mode within the High Efficiency Video Coding (HEVC) standard. 6. Apparatus of embodiment 1, wherein said apparatus comprises an encoder / decoder (CODEC). 7. Device of implementation 1, where the aforementioned program is configured for execution on the aforementioned computer to encode a marker bit indicating that dQP is non-zero, before encoding the non-zero dQP and its sign. 8. Apparatus of realization 1, where the aforementioned binarization benefits from the dQP value having a similar probability of being positive or negative for a given absolute value. 9. Method for performing video encoding, comprising: performing interprediction and / or intraprediction to reduce temporal and / or spatial redundancies; performing a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; performing Context-Based Adaptive Binary Arithmetic Coding (CABAC) during encoding and / or decoding; and performing binarization of a non-zero Delta-QP (dQP) by (a) mapping the absolute value of dQP using unary encoding; (b) separately encoding the dQP signal; and (c) combining binary characters for sign and absolute value. 10. Method as described in embodiment 1, where the signal encoding for dQP is alternatively performed before mapping the absolute dQP value. 11. Method as described in embodiment 9: where the aforementioned video coding method uses a Coding Unit (CU) structure in which block sizes are not fixed and in which the Larger Coding Unit (LCU) is separated into CUs, each possessing its own QP which may differ from one CU to another; and where Delta-QP (dQP) signals the difference between the QP of the current CU and the predicted CU. Petition 870220049703, dated 06 / 06 / 2022, page 17 / 32 / 14 encoded in the syntax. 12. Method as described in embodiment 9, where the aforementioned video encoding is performed in accordance with the High Efficiency Video Coding (HEVC) standard. 13. Method as described in embodiment 12, where the aforementioned video encoding is performed in a high-efficiency encoding mode within the High Efficiency Video Coding (HEVC) standard. 14. Method as described in embodiment 9, wherein said apparatus comprises an encoder / decoder (CODEC). 15. Method as described in embodiment 9, where a marking bit is encoded indicating that dQP is non-zero, before encoding the non-zero dQP and its sign. 16. The method as described in embodiment 9, where the aforementioned binarization benefits from the dQP value presenting a similar probability of being positive or negative for a given absolute value. 17. Non-transient computer-readable medium containing a computer program executable on a computer configured to perform video encoding, comprising: performing interprediction and / or intraprediction to reduce temporal and / or spatial redundancies; performing a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; performing Context-Based Adaptive Binary Arithmetic Coding (CABAC) during encoding and / or decoding; and performing non-zero Delta-QP (dQP) binarization by (a) mapping absolute dQP value using unary encoding; (b) separately encoding the dQP signal; and (c) combining binary characters for sign and absolute value. 18. Computer-readable medium of implementation 17, where said programming is alternatively configured for execution on said computer for encoding the signal to dQP, prior to mapping of Petition 870220049703, dated 06 / 06 / 2022, page 18 / 32 / 14 absolute value of dQP. 19. Computer-readable medium of realization 17: where cited video encoding uses a Coding Unit (CU) structure in which block sizes are not fixed and in which the Larger Coding Unit (LCU) is separated into CUs, each having its own QP, which may differ from one CU to another; and where Delta-QP (dQP) signals the difference between the QP of the current CU and the predicted CU is encoded in the syntax. 20. Computer-readable media as described in embodiment 17, wherein said video encoding is performed in a high-efficiency encoding mode in accordance with the High Efficiency Video Coding (HEVC) standard.
[0032] Embodiments of the present invention can be described with reference to flowchart illustrations of methods and systems according to embodiments of the invention, and / or algorithms, formulas or other computational arrangements, which can also be implemented as computer program products. From this point of view, each block or step of a flowchart, and combinations of blocks (and / or steps) in a flowchart, algorithm, formula or computational arrangement, can be implemented by various means, such as hardware, firmware and / or software including one or more computer program instructions implemented in computer-readable program code logic.As will be verified, any of these computer program instructions can be loaded into a computer, including, without limitation, a general-purpose computer or special-purpose computer, or other programmable processing apparatus to produce a machine, such that the computer program instructions that are executed on the computer or other programmable processing apparatus create means to implement the functions specified in the flowchart block(s).
[0033] Consequently, blocks of flowcharts, algorithms, Petition 870220049703, dated 06 / 06 / 2022, page 19 / 32 / 14 formulas or computational arrangements support combinations of means to perform the specified functions, combinations of steps to perform the specified functions in computer program instructions, as performed in the means of computer-readable program code logic, to perform the specified functions. It will also be understood that each block of the flowchart illustrations, algorithms, formulas or computational arrangements and combinations thereof described herein may be implemented by special-purpose hardware-based computer systems that perform the specified functions or steps, or combinations of special-purpose hardware and computer-readable program code logic means.
[0034] Furthermore, these computer program instructions, as implemented in computer-readable program code logic, may also be stored in computer-readable memory that may direct a computer or other programmable processing device to operate in a particular manner, such that the instructions stored in the computer-readable memory produce a manufactured article including instruction means that implement the function specified in the flowchart block(s).Computer program instructions can also be loaded into a computer or other programmable processing device to cause a series of operational steps to be executed on the computer or other programmable processing device, to produce a computer-implemented process, such that the instructions that are executed on the computer or other programmable processing device provide steps to implement the functions specified in the block(s) of the flowchart(s), algorithm(s), formula(s) or computational arrangement(s).
[0035] From the discussion above, it will be verified that the invention can be carried out in several ways, including the following: Petition 870220049703, dated 06 / 06 / 2022, page 20 / 32 / 14 Although the above description contains many details, these should not be considered as limiting the scope of the invention, but rather as merely providing illustrations of some of the presently preferred embodiments of this invention. Therefore, it will be verified that the scope of the present invention fully encompasses other embodiments that may become obvious to those skilled in the art, and that the scope of the present invention is consequently to be limited by nothing beyond the appended claims, in which the reference to an element in the singular is not intended to mean “one and only one” unless explicitly stated otherwise, but rather “one or more”. All structural and functional equivalents for the elements of the preferred embodiment described above that are known to those skilled in the art are expressly incorporated herein by reference and are intended to be covered by these claims.Furthermore, it is not necessary for a device or method to address each and every problem sought to be solved by the present invention in order to be covered by these claims. Furthermore, no element, component, or method step in the present description is intended to be dedicated to the public, regardless of whether the element, component, or method step is explicitly mentioned in the claims. No element of a claim herein shall be considered under the provisions of 35 USC 112, sixth paragraph, unless the element is expressly mentioned using the expression "means to". Petition 870220049703, dated 06 / 06 / 2022, page 21 / 32
Claims
1 / 5 CLAIMS 1. Apparatus for performing video encoding and / or decoding, characterized in that it comprises: a computer configured for video encoding and / or decoding; and programming configured to run on said computer to: perform interprediction and / or intraprediction to reduce temporal and / or spatial redundancies; perform a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; perform context-based adaptive binary arithmetic encoding and / or decoding (CABAC) during encoding and / or decoding; and determine that Delta-QP (dQP), obtained as the difference of the quantization parameter (QP) between the actual encoding and / or decoding unit (CU) and the predicted CU, is non-zero; and perform non-zero Delta-QP (dQP) binarization by: (a) encoding a marker bit indicating that dQP is non-zero;(b) mapping an absolute dQP value using unary encoding, and separately encoding the dQP signal, or alternatively, encoding the signal to dQP before encoding the absolute dQP value; and (c) combining binary characters for sign and absolute value; Petition 870220049703, dated 06 / 06 / 2022, page 22 / 32 2 / 5 wherein binarization benefits from the dQP value having a similar probability of being positive or negative for a given absolute value, so that the same lengths are assigned to non-zero dQP with the same absolute values; wherein the video encoding and / or decoding apparatus uses a Coding Unit (CU) structure in which block sizes are not fixed, and in which the Larger Coding Unit (LCU) is separated into multiple CUs, each possessing its own QP, which may differ from one CU to another.; 2. Device according to claim 1, characterized in that video encoding and / or decoding is performed in accordance with the High Efficiency Video Coding (HEVC) standard.
3. Device according to claim 2, characterized in that video encoding and / or decoding is performed in a high-efficiency encoding and / or decoding mode within the High Efficiency Video Coding (HEVC) standard.
4. Apparatus, according to claim 1, characterized in that the apparatus comprises an encoder / decoder (CODEC).
5. Method for performing video encoding and / or decoding, characterized by comprising: performing interprediction and / or intraprediction to reduce temporal and / or spatial redundancies; performing a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; performing Context-Based Adaptive Binary Arithmetic Coding (CABAC) during encoding and / or decoding; Petition 870220049703, dated 06 / 06 / 2022, page 23 / 32 3 / 5 determine that Delta-QP (dQP), obtained as the difference in the quantization parameter (QP) between the actual encoding and / or decoding unit (CU) and the predicted CU, is different from zero; and perform binarization of a non-zero Delta-QP (dQP) by: (a) encoding a marking bit indicating that dQP is different from zero;(b) mapping an absolute dQP value using unary encoding, and separately encoding the dQP signal, or alternatively, encoding the signal to dQP before encoding the absolute dQP value; and (c) combining binary characters for sign and absolute value; wherein binarization benefits from the dQP value having a similar probability of being positive or negative for a given absolute value, so that the same lengths are assigned to non-zero dQP with the same absolute values; wherein the video encoding and / or decoding method uses a Coding Unit (CU) structure in which block sizes are not fixed, and in which the Larger Coding Unit (LCU) is separated into multiple CUs, each possessing its own QP, which may differ from one CU to another.
6. Method according to claim 5, characterized in that the video encoding and / or decoding is performed in accordance with the High Efficiency Video Coding (HEVC) standard.
7. Method, according to claim 6, characterized in that said video encoding and / or decoding is performed in a high-efficiency encoding mode within the High Efficiency Video Coding (HEVC) standard. Petition 870220049703, dated 06 / 06 / 2022, p. 24 / 32 4 / 5 8. Method according to claim 5, characterized in that said apparatus comprises an encoder / decoder (CODEC).
9. A method according to claim 5, characterized in that a marking bit is encoded indicating that dQP is non-zero, before encoding the non-zero dQP and its sign.
10. Non-transient computer-readable medium for performing video encoding and / or decoding, characterized in that it comprises computer-readable instructions that, when read by a computer, cause the computer to perform the following steps: perform interprediction and / or intraprediction to reduce temporal and / or spatial redundancies in a computer configured to perform video encoding and / or decoding; perform a transform and quantization during encoding and / or inverse transform and inverse quantization during decoding; perform Context-Based Adaptive Binary Arithmetic Coding (CABAC) during encoding and / or decoding; determine that Delta-QP (dQP), obtained as the difference in the quantization parameter (QP) between the actual encoding and / or decoding unit (CU) and the predicted CU, is different from zero;and perform non-zero Delta-QP (dQP) binarization by: (a) encoding a marker bit indicating that dQP is non-zero; (b) mapping an absolute value of dQP using unary encoding, and separately encoding the dQP sign, or alternatively, encoding the sign to dQP before encoding the absolute value of dQP; and (c) combining binary characters for sign and absolute value; Petition 870220049703, 06 / 06 / 2022, p. 25 / 32 5 / 5 wherein the binarization benefits from the dQP value having a similar probability of being positive or negative for a given absolute value, such that the same lengths are assigned to non-zero dQP with the same absolute values;where the video encoding and / or decoding device uses a Coding Unit (CU) structure in which block sizes are not fixed, and in which the Larger Coding Unit (LCU) is separated into multiple CUs, each with its own QP, which may differ from one CU to another.
11. Computer-readable medium according to claim 10, characterized in that the video encoding is performed in a high-efficiency encoding mode in accordance with the High-Efficiency Video Coding (HEVC) standard. Petition 870220049703, dated 06 / 06 / 2022, pp. 26 / 32