Layout generation method, apparatus, device, and storage medium
By generating pin markers at preset intervals on signal lines, the layout drawing tool is guided to generate optimal connections, which solves the problem of excessive connection lines in layout design and improves trace utilization and design efficiency.
CN115221826BActive Publication Date: 2026-05-29CHANGXIN MEMORY TECH INC
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- CHANGXIN MEMORY TECH INC
- Filing Date
- 2022-06-21
- Publication Date
- 2026-05-29
AI Technical Summary
Technical Problem
In layout design, excessive use of signal line connectors leads to poor trace utilization, increased signal line length, and negatively impacts design performance and efficiency.
Method used
A preset number of pin markers are generated at preset intervals on each signal line. The optimal wiring method is generated by the algorithm of the layout drawing tool to reduce the number of traces occupied by the connection lines.
Benefits of technology
By optimizing the connection method, the number of traces occupied by the connecting lines is reduced, thereby improving the efficiency and performance of the layout design.
✦ Generated by Eureka AI based on patent content.
Smart Images
Figure CN115221826B_ABST
Abstract
The present disclosure provides a layout generation method, device, equipment and storage medium. The layout generation method comprises: identifying a plurality of signal line groups in a first layer of a current level, each signal line group comprising a plurality of signal lines for transmitting the same signal; generating a preset number of pin markers on each signal line at a preset interval; generating a second layer according to the pin markers in the first layer, the second layer comprising a plurality of connection lines corresponding to the plurality of signal line groups, each connection line being used to connect the signal lines in the corresponding signal line group in the first layer through the pin markers. In the present disclosure, a preset number of pin markers are generated on each signal line at a preset interval before the connection lines are generated, so as to guide the algorithm in the layout drawing tool to generate the optimal connection mode, thereby achieving the technical effect of reducing the number of tracks occupied by the connection lines.
Need to check novelty before this filing date? Find Prior Art