Display panel and display device

By setting a transparent display area and bypassing the wiring in the display panel, the problem of insufficient light transmission in the secondary screen area is solved, and the display effect is improved.

CN115482765BActive Publication Date: 2025-08-26KUNSHAN GO VISIONOX OPTO ELECTRONICS CO LTD
View PDF 1 Cites 0 Cited by

Patent Information

Application Number
CN202211185325.2
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2022-09-27
Publication Date
2025-08-26
Estimated Expiration
2042-09-27

AI Technical Summary

Technical Problem

The existing display panels need to be equipped with light sensitive devices in the secondary screen area, resulting in insufficient light transmission and poor display effect.

Method used

By setting the first transparent display area and the second transparent display area in the display panel, the first trace connects the first pixel driving circuit and the first sub-pixel, and the second trace connects the second sub-pixel bypassing the first transparent display area, increasing the sub-pixel density and improving the display effect.

Benefits of technology

The light transmittance and display effect of the secondary screen area is improved, the density of sub-pixels is increased, and the overall display effect of the display panel is improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN115482765B_ABST
    Figure CN115482765B_ABST
Patent Text Reader

Abstract

The present invention discloses a display panel and a display device. The display panel includes a first display area and a second display area, wherein the transmittance of the second display area is greater than that of the first display area; the second display area includes at least a first transparent display area and a second transparent display area, wherein the first transparent display area is located between the first display area and the second transparent display area; the display panel also includes a first pixel driving circuit, a first sub-pixel, and a second sub-pixel; the first pixel driving circuit is located in the first display area, the first sub-pixel is located in the first transparent display area, and the second sub-pixel is located in the second transparent display area; a first routing line and a second routing line, wherein the first routing line is connected between the corresponding first pixel driving circuit and the first sub-pixel, and the second routing line is connected between the corresponding first pixel driving circuit and the second sub-pixel; the first routing line passes through the first transparent display area, and at least part of the second routing line bypasses the first transparent display area. The technical solution provided by the embodiment of the present invention improves the display effect of the second display area.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present invention relates to the field of display technology, and in particular to a display panel and a display device. Background Art

[0002] With the development of display technology, people's requirements for display quality are becoming increasingly higher, and full-screen display devices are becoming a trend. Existing display panels require the installation of light-sensitive devices in the secondary screen area, which requires increased light transmittance. How to improve the secondary screen's light transmittance while also enhancing its display quality has become a pressing technical challenge in the industry. Summary of the Invention

[0003] The present invention provides a display panel and a display device to solve the problem of poor display effect in the secondary screen area of ​​the display panel.

[0004] According to one aspect of the present invention, a display panel is provided, comprising a first display area and a second display area, wherein the light transmittance of the second display area is greater than that of the first display area; the second display area comprises at least a first transparent display area and a second transparent display area, wherein the first transparent display area is located between the first display area and the second transparent display area;

[0005] The display panel further includes: a first pixel driving circuit, a first sub-pixel, and a second sub-pixel; the first pixel driving circuit is located in the first display area, the first sub-pixel is located in the first transparent display area, and the second sub-pixel is located in the second transparent display area;

[0006] a first wiring and a second wiring, wherein the first wiring is connected between the corresponding first pixel driving circuit and the first sub-pixel, and the second wiring is connected between the corresponding first pixel driving circuit and the second sub-pixel;

[0007] The first wiring passes through the first transparent display area, and at least a portion of the second wiring bypasses the first transparent display area.

[0008] Optionally, the second routing line is arranged around the first routing line.

[0009] Optionally, the first display area includes: a first main display area and a second main display area;

[0010] Along the first direction, the first main display area and the first transparent display area are adjacently arranged;

[0011] Along the second direction, the second main display area is at least partially arranged around the second transparent display area; wherein the second direction is perpendicular to the first direction;

[0012] The first line passes through the first main display area.

[0013] At least part of the second wirings passes through the second main display area. A plurality of the first wirings extend along the first direction and pass through the first main display area in parallel.

[0014] Optionally, the display panel further includes: a third sub-pixel, the third sub-pixel being located in the first display area; a plurality of regularly arranged pixel driving units, the pixel driving units being located in the first display area;

[0015] The pixel driving unit includes at least n first pixel driving circuits and m second pixel driving circuits; m and n are natural numbers, where n<m; the second pixel driving circuit is electrically connected to the third sub-pixel; and the first sub-pixel and the second sub-pixel are electrically connected to the first pixel driving circuit located in the first main display area.

[0016] Preferably, in a single pixel driving unit located in the first main display area, m second pixel driving circuits and n first pixel driving circuits are in the first direction, and the m second pixel driving circuits constitute a collaborative driving unit of the third pixel; at least three first pixel driving circuits in at least three adjacent pixel driving units constitute a collaborative driving unit of the first pixel and a collaborative driving unit of the second pixel; wherein the first pixel includes at least three first sub-pixels of different luminous colors; the second pixel includes at least three second sub-pixels of different luminous colors; and the third pixel includes at least three third sub-pixels of different luminous colors.

[0017] Optionally, when the first direction is the row direction, m second pixel driving circuits for driving the third sub-pixel of the first main display area to emit light and n first pixel driving circuits for driving the first sub-pixel and the second sub-pixel of the second display area to emit light are in the i-th row, and the first routing occupies the i-th row; the first routing electrically connects at least three first sub-pixels of the first pixel in the i-th row with the at least three first pixel driving circuits in the i-th row in a one-to-one correspondence; the second routing passes through the second main display area and electrically connects at least three second sub-pixels of the second pixel in the i-th row with the at least three first pixel driving circuits in the i-th row in a one-to-one correspondence.

[0018] Optionally, the first pixel driving circuit includes a first sub-pixel driving circuit and a second sub-pixel driving circuit located in the i-th row, and a third sub-pixel driving circuit and a fourth sub-pixel driving circuit located in the i+1-th row; the first sub-pixel driving circuit in the i-th row is electrically connected to the first sub-pixel located in the i-th row; the third sub-pixel driving circuit in the i+1-th row is electrically connected to the first sub-pixel located in the i+1-th row; the second sub-pixel driving circuit in the i-th row is electrically connected to the second sub-pixel located in the i-th row; the fourth sub-pixel driving circuit in the i+1-th row is electrically connected to the second sub-pixel located in the i+1-th row. when the second direction is the column direction, when the first sub-pixel driving circuit and the third sub-pixel driving circuit are in the j-th column, the first sub-pixel electrically connected to the first sub-pixel driving circuit in the j-th column and the first sub-pixel electrically connected to the third sub-pixel driving circuit in the j-th column are in the same column; when the second sub-pixel driving circuit and the fourth sub-pixel driving circuit are in the k-th column, the second sub-pixel electrically connected to the second sub-pixel driving circuit in the k-th column and the second sub-pixel electrically connected to the fourth sub-pixel driving circuit in the k-th column are in the same column; wherein i, j, k are natural numbers, and j≠k.

[0019] Optionally, the display panel further includes a connection terminal setting area; the first transparent display area includes a first sub-transparent display area and a second sub-transparent display area, and along the first direction, the first sub-transparent display area, the second transparent display area and the second sub-transparent display area are arranged in sequence; the first main display area includes a first sub-display area adjacent to the first sub-transparent display area and a second sub-display area adjacent to the second sub-transparent display area; the second main display area includes a third sub-display area located on the side of the second display area away from the connection terminal setting area and a fourth sub-display area located on the side of the second display area adjacent to the connection terminal setting area; the second transparent display area includes a first sub-area, a second sub-area, a third sub-area and a fourth sub-area; the first sub-area is adjacent to the first sub-transparent display area and the third sub-display area; the second sub-area is adjacent to the second sub-transparent display area and the third sub-display area; the third sub-area is adjacent to the first The sub-transparent display area is adjacent to the fourth sub-display area; the fourth sub-area is adjacent to the second sub-transparent display area and the fourth sub-display area; at least part of the second routing line crosses the first sub-transparent display area, and passes through the third sub-display area to electrically connect the second sub-pixel of the first sub-area with the first pixel driving circuit of the first sub-display area; at least part of the second routing line crosses the second sub-transparent display area, and passes through the third sub-display area to electrically connect the second sub-pixel of the second sub-area with the first pixel driving circuit of the second sub-display area; at least part of the second routing line crosses the first sub-transparent display area, and passes through the fourth sub-display area to electrically connect the second sub-pixel of the third sub-area with the first pixel driving circuit of the first sub-display area; at least part of the second routing line crosses the second sub-transparent display area, and passes through the fourth sub-display area to electrically connect the second sub-pixel located in the fourth sub-area with the first pixel driving circuit located in the second sub-display area.

[0020] Optionally, the second transparent display area further includes: a first central area located between the first sub-area and the third sub-area; a second sub-pixel located in the first central area is electrically connected to a first pixel driving circuit located in the first sub-display area via a second wiring; the first sub-transparent display area includes a first wiring area and a second wiring area, the first wiring area being arranged between the first sub-display area and the second wiring area; at least a portion of the second wiring bypasses the second wiring area; at least a portion of the second wiring passes through the second wiring area and bypasses the first wiring area;

[0021] Preferably, the second sub-pixel located in the second wiring area is electrically connected to the first pixel driving circuit located in the first sub-display area through a first wiring line; the first wiring line passes through the first wiring area and the second wiring area.

[0022] Optionally, each first pixel driving circuit drives a single first sub-pixel or a single second sub-pixel; the density of the sub-pixels in the first display area is the same as the density of the sub-pixels in the second display area.

[0023] According to another aspect of the present invention, there is provided a display device, comprising: the display panel set forth in any item of the first aspect.

[0024] The technical solution of the embodiment of the present invention is to arrange a first transparent display area between the first display area and the second transparent display area. The first routing line is connected between the corresponding first pixel driving circuit in the first display area and the first sub-pixel in the first transparent display area, and the second routing line is connected between the corresponding first pixel driving circuit and the second sub-pixel in the second transparent display area. The first routing line passes through the first transparent display area, and at least part of the second routing line bypasses the first transparent display area. This can not only arrange as many first routing lines as possible that pass through the first transparent display area adjacent to the first display area, but also arrange as many second routing lines as possible that bypass the first transparent display area, thereby increasing the sub-pixel density of the first sub-pixel and the second sub-pixel in the second display area, and better improving the display effect of the display panel.

[0025] It should be understood that the content described in this section is not intended to identify the key or important features of the embodiments of the present invention, nor is it intended to limit the scope of the present invention. Other features of the present invention will become readily understood through the following description. BRIEF DESCRIPTION OF THE DRAWINGS

[0026] In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the following briefly introduces the drawings required for use in the description of the embodiments. Obviously, the drawings described below are only some embodiments of the present invention. For ordinary technicians in this field, other drawings can be obtained based on these drawings without creative work.

[0027] Figure 1 is a structural schematic diagram of a display panel provided by an embodiment of the present invention;

[0028] Figure 2 is an enlarged schematic diagram of region D of a display panel provided by an embodiment of the present invention;

[0029] Figure 3 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0030] Figure 4 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0031] Figure 5 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0032] Figure 6 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0033] Figure 7 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0034] Figure 8 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0035] Figure 9 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0036] Figure 10 is a structural diagram of another display panel provided by an embodiment of the present invention;

[0037] Figure 11 The embodiment of the present invention provides Figure 10 Schematic diagram of the structure of the first layer of routing;

[0038] Figure 12 The embodiment of the present invention provides Figure 10 Schematic diagram of the structure of the second layer routing;

[0039] Figure 13 It is a structural schematic diagram of a display device provided by an embodiment of the present invention. DETAILED DESCRIPTION

[0040] In order to enable those skilled in the art to better understand the solutions of the present invention, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the embodiments described are only part of the embodiments of the present invention, not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by ordinary technicians in this field without making creative efforts should fall within the scope of protection of the present invention.

[0041] It should be noted that the terms "first," "second," and the like in the specification and claims of the present invention and the above-mentioned drawings are used to distinguish similar objects and are not necessarily used to describe a specific order or precedence. It should be understood that the numbers used in this manner are interchangeable where appropriate, so that the embodiments of the present invention described herein can be implemented in an order other than those illustrated or described herein. In addition, the terms "including" and "having," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, system, product, or apparatus that includes a series of steps or units is not necessarily limited to those steps or units explicitly listed, but may include other steps or units that are not explicitly listed or that are inherent to these processes, methods, products, or apparatus.

[0042] As mentioned in the background technology, the secondary screen area of ​​existing display panels requires the installation of light-sensitive devices, which requires increased light transmittance. How to improve the secondary screen area's light transmittance while also enhancing its display quality has become a pressing technical challenge in the industry. The inventors have discovered that by rationally wiring and properly configuring the secondary screen's pixel drive circuits, the pixel density of the secondary screen area can be increased, effectively improving its display quality.

[0043] Figure 1 It is a structural schematic diagram of a display panel provided by an embodiment of the present invention. Figure 2 FIG. 1 is an enlarged schematic diagram of a D region of a display panel provided by an embodiment of the present invention. Figure 1 and Figure 2The display panel 100 provided in an embodiment of the present invention includes a first display area 10 and a second display area 20, wherein the transmittance of the second display area 20 is greater than the transmittance of the first display area 10; the second display area 20 includes at least a first transparent display area 21 and a second transparent display area 22, wherein the first transparent display area 21 is located between the first display area 10 and the second transparent display area 22. The display panel 100 provided in this embodiment also includes a first pixel driving circuit 1, a first sub-pixel 2, and a second sub-pixel 3; the first pixel driving circuit 1 is located in the first display area 10, the first sub-pixel 2 is located in the first transparent display area 21, and the second sub-pixel 3 is located in the second transparent display area 22; a first routing line 4 and a second routing line 5, wherein the first routing line 4 is connected between the corresponding first pixel driving circuit 1 and the first sub-pixel 2, and the second routing line 5 is connected between the corresponding first pixel driving circuit 1 and the second sub-pixel 3; the first routing line 4 passes through the first transparent display area 21, and at least a portion of the second routing line 5 bypasses the first transparent display area 21.

[0044] Specifically, the first display area 10 can be a main screen area or a transition area, and the second display area 20 can be a transparent area. The first sub-pixel 2 of the second display area 20 is electrically connected to the first pixel driver circuit 1 provided in the first display area 10 via a first trace 4. The second sub-pixel 3 of the second display area 20 is electrically connected to the first pixel driver circuit 1 provided in the first display area 10 via a second trace 5. The first sub-pixel 2 and the second sub-pixel 3 are driven by the first pixel driver circuit 1, resulting in a high degree of light transmittance in the second display area 20, facilitating the installation of optical sensing devices such as optical sensors and cameras that require high light transmittance.

[0045] The second display area 20 includes at least a first transparent display area 21 and a second transparent display area 22. The first transparent display area 21 is arranged between the first display area 10 and the second transparent display area 22. When the second display area 20 includes two or more first transparent display areas 21, the two or more first transparent display areas 21 can be respectively arranged on different sides of the second transparent display area 22. It is sufficient to ensure that the first transparent display area 21 is located between the first display area 10 and the second transparent display area 22. It should be noted that Figure 2 The case where the second display area 20 includes a first transparent display area 21 is exemplarily shown, and no limitation is given here.

[0046] Because the first transparent display area 21 is disposed between the first display area 10 and the second transparent display area 22, the first sub-pixel 2 located in the first transparent display area 21 is electrically connected to the corresponding first pixel driving circuit 1 located in the first display area 10 via the first routing line 4, and the first routing line 4 passes through the first transparent display area 21. This arrangement facilitates the electrical connection of the first sub-pixel 2 located in the first transparent display area 21 with the corresponding first pixel driving circuit 1 located in the first display area 10 via the first routing line 4, thereby shortening the routing of the first routing line 4 from the first transparent display area 21 to the first display area 10, thereby saving routing space on the display panel.

[0047] Because the first transparent display area 21 is disposed between the second transparent display area 22 and the first display area 10, the second sub-pixels 3 located in the second transparent display area 22 are electrically connected to the corresponding first pixel driving circuit 1 located in the first display area 10 via the second routing lines 5, and at least a portion of the second routing lines 5 bypasses the first transparent display area 21. This arrangement allows the second sub-pixels 3 located in the second transparent display area 22 to bypass the first transparent display area 21. In other words, the second routing lines 5 can be routed through the first display area 10, or the second routing lines 5 can be routed through a non-display area, such as the border area of ​​the display panel, without any limitation herein.

[0048] This arrangement allows for the maximum number of first routing lines 4 passing through the first transparent display area 21 adjacent to the first display area 10, while also allowing for the maximum number of second routing lines 5 bypassing the first transparent display area 21. This increases the number of first routing lines 4 and second routing lines 5 connected to the first sub-pixels 2 and second sub-pixels 3. Within the same wiring space, the second display area 20 can accommodate a greater number of first sub-pixels 2 connected to the first routing lines 4 and second sub-pixels 3 connected to the second routing lines 5. This arrangement increases the sub-pixel density of the first sub-pixels 2 and second sub-pixels 3 located in the second display area 20, significantly improving the display quality of the second display area 20 and, consequently, the display quality of the display panel.

[0049] The technical solution provided in this embodiment is to arrange a first transparent display area between the first display area and the second transparent display area. A first routing line is connected between the corresponding first pixel driving circuit in the first display area and the first sub-pixel in the first transparent display area, and a second routing line is connected between the corresponding first pixel driving circuit and the second sub-pixel in the second transparent display area. The first routing line passes through the first transparent display area, and at least part of the second routing line bypasses the first transparent display area. This allows for both maximizing the number of first routing lines passing through the first transparent display area adjacent to the first display area and maximizing the number of second routing lines bypassing the first transparent display area, thereby increasing the sub-pixel density of the first sub-pixel and the second sub-pixel in the second display area and improving the display effect of the display panel.

[0050] It should be noted that this embodiment only exemplifies the arrangement of the first sub-pixel 2 and the second sub-pixel 3 and is not intended to limit the present invention. In other embodiments, the arrangement of the first sub-pixel 2 and the second sub-pixel 3 may be RGB arrangement, RGBG arrangement, pentile arrangement (diamond arrangement), RGBW arrangement, RGB Delta arrangement, RGB S-Strip arrangement, or other arrangements.

[0051] It should be noted that the first wiring 4 and the second wiring 5 provided in this embodiment are both electrode wirings, such as anode wirings.

[0052] Optional, Figure 3 FIG is a schematic diagram of another display panel structure provided by an embodiment of the present invention. Figure 3 , the second routing line 5 is arranged around the first routing line 4 .

[0053] Specifically, such an arrangement allows the first pixel driving circuit 1 close to the first transparent display area 21 to be connected to the first sub-pixel 2 through the first wiring 4. The second wiring 5 is arranged around the first wiring 4, so that the first pixel driving circuit 1 connected to the second wiring 5 is arranged at a position of the first pixel driving circuit 1 connected to the first wiring 4 away from the first transparent display area 21. The second sub-pixel 3 connected to the second wiring 5 is arranged on the side of the first sub-pixel 2 connected to the first wiring 4 away from the first display area 10. Such an arrangement facilitates the wiring of the first wiring 4 and the second wiring 5 in different areas, avoiding overlap of the first wiring 4 and the second wiring 5 along the thickness direction of the display panel, thereby reducing mutual interference between the signals transmitted on the first wiring 4 and the second wiring 5, and further improving the display effect of the display panel. On the other hand, the second wiring 5 is arranged around the first wiring 4, the process is simple, and it is convenient to manufacture the first wiring 4 and the second wiring 5. It should be noted that Figure 3 The example shows that the second wiring 5 is arranged around the first wiring 4 through the non-display area, and no limitation is given here.

[0054] Optionally, the shapes of the first wiring 4 and the second wiring 5 may be serpentine, S-shaped, lightning-shaped, etc., which are not limited here.

[0055] Optional, Figure 4 FIG is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 4The first display area 10 includes a first main display area 101 and a second main display area 102; along the first direction X, the first main display area 101 is adjacent to the first transparent display area 21; along the second direction Y, the second main display area 102 is at least partially arranged around the second transparent display area 22; wherein the second direction Y is perpendicular to the first direction X; the first routing line 4 passes through the first main display area 101, and at least part of the second routing line 5 passes through the second main display area 102.

[0056] Specifically, the shape of the second display area 20 can be a square, a circle, a runway, etc., and is not limited here. In an optional application scenario, the display panel can be a full screen, and at least part of the second display area 20 is surrounded by the first display area 10. Along the first direction X, the first main display area 101 is adjacent to the first transparent display area 21, and the first main display area 101 can be arranged on the side of the first transparent display area 21 away from the second transparent display area 22. The first line 4 can pass through the first transparent display area 21 and the first main display area 101. Optionally, the first line 4 can extend along the first direction X. Figure 4 The case where the first trace 4 extends along the first direction X is exemplarily shown.

[0057] The second wiring 5 extends through the second transparent display area 22 and the second main display area 102 to the first main display area 101. Figure 4 As an example, the first end of the second trace 5 is shown extending from the second sub-pixel 3 of the second transparent display area 22 to the second main display area 102 along the second direction Y, and then extending along the first direction X within the second main display area 102. Along the second direction Y, the second end of the second trace 5 extends from the second main display area 102 to the first pixel driver circuit 1 of the first main display area 101. Extending the second trace 5 along the second direction Y to the second main display area 102 adjacent to the second transparent area facilitates configuring the first trace 4 and the second trace 5 as a single layer without increasing the thickness of the display panel. This also helps increase the wiring space for the first trace 4 and the second trace 5, increases the density of the sub-pixels in the second display area 20, and further improves the display quality of the display panel.

[0058] Optional, Figure 5 This is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 4 and Figure 5The display panel provided in this embodiment may further include a third sub-pixel 6, which is located in the first display area 10; a plurality of regularly arranged pixel driving units 7, which are located in the first display area 10; the pixel driving unit 7 includes at least n first pixel driving circuits 1 and m second pixel driving circuits 8; m and n are natural numbers, where n<m; the second pixel driving circuit 8 is electrically connected to the third sub-pixel 6; the first sub-pixel 2 and the second sub-pixel 3 are electrically connected to the first pixel driving circuit 1 located in the first main display area 101.

[0059] Specifically, m second pixel driving circuits 8 are used to drive the third sub-pixel 6 of the first display area 10 to emit light. Since the area of ​​the second display area 20 is much smaller than the area of ​​the first display area 10, the number of first pixel driving circuits 1 used to drive the first sub-pixel 2 and the second sub-pixel 3 of the second display area 20 to emit light is less than the number of second pixel driving circuits 8 used to drive the third sub-pixel 6 of the first display area 10 to emit light. This arrangement can make the display effect of the first display area 10 better, and the first pixel driving circuit 1 used to drive the first sub-pixel 2 and the second sub-pixel 3 of the second display area 20 to emit light can be set in the first display area 10, so as to improve the transmittance of the second display area 20. It should be noted that Figure 4 The example shows that the pixel driving unit 7 includes at least three first pixel driving circuits 1 and one second pixel driving circuit 8, which is not limited here.

[0060] The first display area 10 can be provided with a pixel driving unit 7, so that each pixel driving unit 7 of the first display area 10 can be prepared in the same process, reducing the process cost. The area of ​​the first display area 10 other than the first main display area 101, such as the first pixel driving circuit 1 of the second main display area 102, can be not connected to the sub-pixel. The first pixel driving circuit 1 located in the first main display area 101 is electrically connected to the first sub-pixel 2 and the second sub-pixel 3. In this way, the first pixel driving circuit 1 located in the first main display area 101 drives the first sub-pixel 2 and the second sub-pixel 3 located in the second display area 20. Since the first main display area 101 and the first transparent display area 21 and the second transparent display area 22 are arranged in sequence along the first direction X, for example, when the first direction X is the row direction, it is convenient for the signal line arranged along the row direction to transmit the driving signal to the first pixel driving circuit 1 to drive the first sub-pixel 2 and the second sub-pixel 3 in the second display area 20 having the same extension direction as the row where the first pixel driving circuit 1 is located.

[0061] It should be noted that Figure 5 The case where the first sub-pixel 2, the second sub-pixel 3 and the third sub-pixel 6 are rectangular is exemplarily shown. Figure 4 The case where the first sub-pixel 2 and the second sub-pixel 3 are circular is shown as an example, and no limitation is given here.

[0062] Optional, Figure 6 FIG is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 6 , in a single pixel driving unit 7 located in the first main display area 101, m second pixel driving circuits 8 and n first pixel driving circuits 1 are in the first direction X, and the m second pixel driving circuits 8 constitute a collaborative driving unit of a third pixel; at least three first pixel driving circuits 1 in at least three adjacent pixel driving units 7 constitute a collaborative driving unit of a first pixel and a collaborative driving unit of a second pixel; wherein, the first pixel includes at least three first sub-pixels 2 of different luminous colors; the second pixel includes at least three second sub-pixels 3 of different luminous colors; and the third pixel includes at least three third sub-pixels 6 of different luminous colors.

[0063] Specifically, at least three first pixel driving circuits 1 in at least three adjacent pixel driving units 7 constitute a collaborative driving unit for the first pixel and a collaborative driving unit for the second pixel, that is, at least three first pixel driving circuits 1 in three or more adjacent pixel driving units 7 jointly drive the first pixel. At least three first pixel driving circuits 1 in at least three adjacent pixel driving units 7 jointly drive the second pixel, so that the number of first pixel driving circuits 1 in a single pixel driving unit 7 can be set to be relatively small.

[0064] For example, when n is equal to 1, each pixel driving unit 7 includes m second pixel driving circuits 8 and one first pixel driving circuit 1. In this way, the first pixel driving circuit 1 and the second pixel driving circuit 8 in a single pixel driving unit 7 have sufficient design space, and the first pixel driving circuit 1 and the second pixel driving circuit 8 can be designed to be larger, so that the first pixel driving circuit 1 and the second pixel driving circuit 8 have sufficiently large driving capabilities, so that the second display area 20 has a better display effect, and the arrangement of the first wiring 4 is simpler, further reducing the space occupied by the first wiring 4, and improving the display effect of the display panel.

[0065] It should be noted that a collaborative driving unit composed of at least three first pixel driving circuits 1 in at least three adjacent pixel driving units 7 can drive one first pixel or one second pixel, or can drive two or more first pixels or second pixels, that is, one first pixel driving circuit 1 in a collaborative driving unit can drive one first sub-pixel 2 or one second sub-pixel 3, or can drive two or more first pixels of the same color in the first sub-pixels 2, or can drive two or more second pixels of the same color in the second sub-pixels 3. No limitation is imposed here.

[0066] Optionally, based on the above embodiment, continue to refer to Figure 6 When the first direction X is the row direction, the m second pixel driving circuits 8 for driving the third sub-pixels 6 of the first main display area 101 to emit light and the n first pixel driving circuits 1 for driving the first sub-pixels 2 and the second sub-pixels 3 of the second display area 20 to emit light are in the i-th row; the first routing line 4 electrically connects the at least three first sub-pixels 2 of the first pixel in the i-th row with the at least three first pixel driving circuits 1 in the i-th row in a one-to-one correspondence; the second routing line 5 passes through the second main display area 102 and electrically connects the at least three second sub-pixels 3 of the second pixel in the i-th row with the at least three first pixel driving circuits 1 in the i-th row in a one-to-one correspondence.

[0067] Specifically, the first routing line 4 in the i-th row electrically connects the at least three first sub-pixels 2 of the first pixel in the i-th row to the at least three first pixel driving circuits 1 in the i-th row, one-to-one. This arrangement allows the first routing line 4 connecting the first pixel driving circuit 1 and the first pixel to be located in the same row or adjacent rows as the first pixel driving circuit 1 and the first pixel to which it is connected, thereby saving the length of the first routing line 4 and the space occupied by the first routing line 4, and facilitating an increase in the number of first routing lines 4.

[0068] Continue to combine Figure 6 and Figure 7 The second routing line 5 passes through the second main display area 102, electrically connecting the at least three second sub-pixels 3 of the second pixel in the i-th row to the at least three first pixel driving circuits 1 in the i-th row, one-to-one. This arrangement facilitates routing the first routing line 4 and the second routing line 5 in separate areas, reducing mutual interference between the signals transmitted on the first routing line 4 and the second routing line 5. Furthermore, this arrangement enables row-by-row scanning of the pixel driving circuit when the display panel's driver chip outputs a drive signal, such as a scanning signal. This facilitates compatibility with the drive method of the display panel's first display area 10, thereby reducing the manufacturing cost of the display panel.

[0069] Optional, Figure 7 FIG is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 7The first pixel driving circuit 1 includes a first sub-pixel driving circuit 11 and a second sub-pixel driving circuit 12 located in the i-th row, and a third sub-pixel driving circuit 13 and a fourth sub-pixel driving circuit 14 located in the i+1-th row; the first sub-pixel driving circuit 11 in the i-th row is electrically connected to the first sub-pixel 2 in the i-th row; the third sub-pixel driving circuit 13 in the i+1-th row is electrically connected to the first sub-pixel 2 in the i+1-th row; the second sub-pixel driving circuit 12 in the i-th row is electrically connected to the second sub-pixel 3 in the i-th row; the fourth sub-pixel driving circuit 14 in the i+1-th row is electrically connected to the second sub-pixel 3 in the i+1-th row electrically connected; when the second direction Y is the column direction, when the first sub-pixel driving circuit 11 and the third sub-pixel driving circuit 13 are in the j-th column, the first sub-pixel 2 electrically connected to the first sub-pixel driving circuit 11 of the j-th column and the first sub-pixel 2 electrically connected to the third sub-pixel driving circuit 13 of the j-th column are in the same column; when the second sub-pixel driving circuit 12 and the fourth sub-pixel driving circuit 14 are in the k-th column, the second sub-pixel 3 electrically connected to the second sub-pixel driving circuit 12 of the k-th column and the second sub-pixel 3 electrically connected to the fourth sub-pixel driving circuit 14 of the k-th column are in the same column; wherein i, j, k are natural numbers, and j≠k.

[0070] Specifically, the first subpixel driver circuit 11 in the i-th row is electrically connected to the first subpixel 2 in the i-th row via a first routing line 4. The third subpixel driver circuit 13 in the i+1-th row is electrically connected to the first subpixel 2 in the i+1-th row via a first routing line 4. When the first subpixel driver circuit 11 and the third subpixel driver circuit 13 are in the j-th column, the first subpixel 2 electrically connected to the first subpixel driver circuit 11 in the j-th column and the first subpixel 2 electrically connected to the third subpixel driver circuit 13 in the j-th column are in the same column. This arrangement facilitates the data line transmitting data signals to the pixel driver circuits to bypass the second display area 20 and pass through the first subpixel driver circuit 11 and the third subpixel driver circuit 13 in the j-th column. When data signals are written to the data lines column by column, the first subpixel 2 connected to the first pixel driver circuit 1 in the j-th column is illuminated, facilitating compatibility with the driving method of the first display area 10 of the display panel and reducing the manufacturing cost of the display panel.

[0071] The second subpixel driver circuit 12 in the i-th row is electrically connected to the second subpixel 3 in the i-th row via a second routing line 5; the fourth subpixel driver circuit 14 in the i+1-th row is electrically connected to the second subpixel 3 in the i+1-th row via a second routing line 5. When the second subpixel driver circuit 12 and the fourth subpixel driver circuit 14 are in the k-th column, the second subpixel 3 electrically connected to the second subpixel driver circuit 12 in the k-th column and the second subpixel 3 electrically connected to the fourth subpixel driver circuit 14 in the k-th column are in the same column. This arrangement facilitates the data line that transmits data signals to the pixel driver circuits to bypass the second display area 20 and pass through the second subpixel 3 driver circuit and the fourth subpixel driver circuit 14 in the k-th column. When data signals are written to the data lines column by column, the second subpixel 3 connected to the first pixel driver circuit 1 in the k-th column is illuminated, facilitating compatibility with the driving method of the first display area 10 of the display panel and reducing the manufacturing cost of the display panel.

[0072] Optional, Figure 8 FIG is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 8 The display panel may further include: a connection terminal setting area 801; the first transparent display area 21 includes a first sub-transparent display area 211 and a second sub-transparent display area 212, and along the first direction X, the first sub-transparent display area 211, the second transparent display area 22, and the second sub-transparent display area 212 are arranged in sequence; the first main display area 101 includes a first sub-display area 802 arranged adjacent to the first sub-transparent display area 211 and a second sub-display area 803 arranged adjacent to the second sub-transparent display area 212. The second main display area 102 includes a third sub-display area 804 located on the side of the second display area 20 away from the connection terminal setting area 801 and a fourth sub-display area 805 located on the side of the second display area 20 adjacent to the connection terminal setting area 801.

[0073] The second transparent display area 22 includes a first sub-area A11, a second sub-area A12, a third sub-area A21, and a fourth sub-area A22. The first sub-area A11 is adjacent to the first sub-transparent display area 211 and the third sub-display area 804; the second sub-area A12 is adjacent to the second sub-transparent display area 212 and the third sub-display area 804; the third sub-area A21 is adjacent to the first sub-transparent display area 211 and the fourth sub-display area 805; the fourth sub-area A22 is adjacent to the second sub-transparent display area 212 and the fourth sub-display area 805; at least part of the second wiring 5 crosses the first sub-transparent display area 211 and passes through the third sub-display area 804 to electrically connect the second sub-pixel 3 of the first sub-area A11 to the first pixel driving circuit 1 of the first sub-display area 802; at least part of the second wiring 5 crosses The second sub-transparent display area 212 is electrically connected to the second sub-pixel 3 of the second sub-area A12 and the first pixel driving circuit 1 of the second sub-display area 803 through the third sub-display area 804; at least part of the second routing line 5 crosses the first sub-transparent display area 211 and electrically connects the second sub-pixel 3 of the third sub-area A21 and the first pixel driving circuit 1 of the first sub-display area 802 through the fourth sub-display area 805; at least part of the second routing line 5 crosses the second sub-transparent display area 212 and electrically connects the second sub-pixel 3 located in the fourth sub-area A22 and the first pixel driving circuit 1 located in the second sub-display area 803 through the fourth sub-display area 805.

[0074] Specifically, this arrangement can further increase the routing space for the first and second traces 4 and 5, thereby increasing the number of first and second traces 4 and 5. This allows for more first sub-pixels 2 and second sub-pixels 3 to be arranged in the second display area 20, further increasing the density of sub-pixels in the second display area 20 and further improving the display effect of the second display area 20. Optionally, the shape of the second trace 5 can be an arch, a Z, or an S, without limitation.

[0075] Optional, Figure 9 This is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 10 This is a structural diagram of another display panel provided by an embodiment of the present invention. Figure 7 , Figures 9 to 12 The second transparent display area 22 also includes a first central area B1 located between the first sub-area A11 and the third sub-area A21. Figure 10The figure schematically illustrates that the first central region B1 includes regions B11 and B21. The second sub-pixel 3 located in the first central region B1 is electrically connected to the first pixel driving circuit 1 located in the first sub-display area 802 via a second routing line 5. The first sub-transparent display area 211 includes a first wiring area C1 and a second wiring area C2, with the first wiring area C1 disposed between the first sub-display area 802 and the second wiring area C2. At least a portion of the second routing line 5 bypasses the second wiring area C2. At least a portion of the second routing line 5 passes through the second wiring area C2 and bypasses the first wiring area C1.

[0076] Preferably, the second sub-pixel 3 located in the second wiring area C2 is electrically connected to the first pixel driving circuit 1 located in the first sub-display area 802 through the first wiring 4; the first wiring 4 passes through the first wiring area C1 and the second wiring area C2.

[0077] Specifically, the second transparent display area 22 may further include a second central area B2 located between the second sub-area A12 and the fourth sub-area A22. Figure 10 The schematic diagram shows that the second central area B2 includes area B12 and area B22. The second sub-pixel 3 located in the second central area B2 is electrically connected to the first pixel driving circuit 1 located in the second sub-display area 803 via the second wiring 5. The second sub-transparent display area 212 includes a third wiring area C3 and a fourth wiring area C4, with the third wiring area C3 being disposed between the second sub-display area 803 and the fourth wiring area C4. At least a portion of the second wiring 5 bypasses the fourth wiring area C4. At least a portion of the second wiring 5 passes through the fourth wiring area C4 and bypasses the third wiring area C3.

[0078] Preferably, the second sub-pixel 3 located in the fourth wiring area C4 is electrically connected to the first pixel driving circuit 1 located in the second sub-display area 803 through the first wiring 4; the first wiring 4 passes through the third wiring area C3 and the fourth wiring area C4.

[0079] With this arrangement, the second sub-pixel 3 located in the second transparent display area 22 can be electrically connected to the first pixel driving circuit 1 located in the first main display area 101 through the second wiring 5, further increasing the density of the sub-pixels in the second display area 20 and further improving the display effect of the display panel.

[0080] Optionally, the first routing line 4 and the second routing line 5 may be double-layered. Figure 10 The dashed lines represent the first layer routing and the solid lines represent the second layer routing, which is not limited here. Figure 11 The embodiment of the present invention provides Figure 10 Schematic diagram of the structure of the first layer routing. Figure 12 The embodiment of the present invention provides Figure 10 The schematic diagram of the second layer routing structure. Figures 10 to 12 By setting the first wiring 4 and the second wiring 5 as two layers, the number of possible wiring of the anode lead wires of the second sub-pixel 3 in the second display area 20 is further increased, thereby improving the display effect of the second display area 20 of the display panel.

[0081] Optionally, based on the above embodiment, continue to refer to Figure 9 , each first pixel driving circuit 1 drives a single first sub-pixel 2 or second sub-pixel 3 ; the density of the sub-pixels in the first display area 10 is the same as the density of the sub-pixels in the second display area 20 .

[0082] Specifically, this arrangement ensures that the sub-pixel density of the first display area 10 and the second display area 20 is the same, resulting in the same display effect in the second display area 20 as in the first display area 10, further improving the display quality of the display panel. Furthermore, the pixel arrangement of the first display area 10 and the second display area 20 can be the same, so that the sub-pixels of the second display area 20 can be manufactured in the same process as the sub-pixels of the first display area 10, reducing process costs.

[0083] Optionally, Figure 13 FIG is a schematic diagram of a structure of a display device provided by an embodiment of the present invention. Figure 13 The display device 200 provided in an embodiment of the present invention includes the display panel 100 provided in any of the above embodiments, including the beneficial effects of the display panel provided in any of the above embodiments, which will not be repeated here. The display device 200 may include a terminal such as a mobile phone, a tablet computer, and a wearable device.

[0084] It should be understood that the various forms of the processes shown above can be used to reorder, add, or delete steps. For example, the steps described in the present invention can be performed in parallel, sequentially, or in a different order, as long as the desired results of the technical solution of the present invention can be achieved. This is not limited herein.

[0085] The above specific embodiments do not limit the scope of protection of the present invention. Those skilled in the art will appreciate that various modifications, combinations, sub-combinations, and substitutions may be made based on design requirements and other factors. Any modifications, equivalent substitutions, and improvements made within the spirit and principles of the present invention are intended to be included within the scope of protection of the present invention.

Claims

1. A display panel, characterized in that: comprising a first display area and a second display area, wherein the light transmittance of the second display area is greater than the light transmittance of the first display area; The second display area includes at least a first transparent display area and a second transparent display area, and the first transparent display area is located between the first display area and the second transparent display area; The display panel further includes: a first pixel driving circuit, a first sub-pixel, and a second sub-pixel; the first pixel driving circuit is located in the first display area, the first sub-pixel is located in the first transparent display area, and the second sub-pixel is located in the second transparent display area; a first routing line and a second routing line, wherein the first routing line is connected between the corresponding first pixel driving circuit and the first sub-pixel, and the second routing line is connected between the corresponding first pixel driving circuit and the second sub-pixel; the first routing line passes through the first transparent display area, and at least a portion of the second routing line bypasses the first transparent display area; The second wiring is arranged around the first wiring; The first display area includes: a first main display area and a second main display area; Along a first direction, the first main display area and the first transparent display area are arranged adjacent to each other; Along a second direction, the second main display area is at least partially arranged around the second transparent display area; wherein the second direction is perpendicular to the first direction; The plurality of first wirings extend along a first direction and pass through the first main display area in parallel. At least part of the second wiring passes through the second main display area.

2. The display panel according to claim 1, wherein: The display panel further includes: a third sub-pixel, the third sub-pixel being located in the first display area; A plurality of regularly arranged pixel driving units, wherein the pixel driving units are located in the first display area; the pixel driving units include at least n first pixel driving circuits and m second pixel driving circuits; m and n are natural numbers, wherein n<m; The second pixel driving circuit is electrically connected to the third sub-pixel; The first sub-pixel and the second sub-pixel are electrically connected to the first pixel driving circuit located in the first main display area.

3. The display panel according to claim 2, wherein: In a single pixel driving unit located in the first main display area, m second pixel driving circuits and n first pixel driving circuits are located in the first direction, and the m second pixel driving circuits constitute a coordinated driving unit for a third pixel; At least three of the first pixel driving circuits in at least three adjacent pixel driving units constitute a collaborative driving unit of a first pixel and a collaborative driving unit of a second pixel; wherein, the first pixel includes at least three first sub-pixels of different luminous colors; the second pixel includes at least three second sub-pixels of different luminous colors; and the third pixel includes at least three third sub-pixels of different luminous colors.

4. The display panel according to claim 3, wherein: When the first direction is a row direction, m second pixel driving circuits for driving the third sub-pixels of the first main display area to emit light and n first pixel driving circuits for driving the first sub-pixels and the second sub-pixels of the second display area to emit light are in the i-th row; The first wiring electrically connects the at least three first sub-pixels of the first pixel in the i-th row to the at least three first pixel driving circuits in the i-th row in a one-to-one correspondence; The second wiring passes through the second main display area and electrically connects at least three second sub-pixels of the second pixel in the i-th row to at least three first pixel driving circuits in the i-th row in a one-to-one correspondence.

5. The display panel according to claim 4, wherein: The first pixel driving circuit includes a first sub-pixel driving circuit and a second sub-pixel driving circuit located in the i-th row, and a third sub-pixel driving circuit and a fourth sub-pixel driving circuit located in the (i+1)-th row; The first sub-pixel driving circuit in the i-th row is electrically connected to the first sub-pixel in the i-th row; The third sub-pixel driving circuit located in the (i+1)th row is electrically connected to the first sub-pixel located in the (i+1)th row; the second sub-pixel driving circuit located in the (i)th row is electrically connected to the second sub-pixel located in the (i)th row; and the fourth sub-pixel driving circuit located in the (i+1)th row is electrically connected to the second sub-pixel located in the (i+1)th row. When the second direction is a column direction, when the first sub-pixel driving circuit and the third sub-pixel driving circuit are in the j-th column, the first sub-pixel electrically connected to the first sub-pixel driving circuit in the j-th column and the first sub-pixel electrically connected to the third sub-pixel driving circuit in the j-th column are in the same column; When the second sub-pixel driving circuit and the fourth sub-pixel driving circuit are in the kth column, the second sub-pixel electrically connected to the second sub-pixel driving circuit in the kth column and the second sub-pixel electrically connected to the fourth sub-pixel driving circuit in the kth column are in the same column; wherein i, j, k are natural numbers, and j≠k.

6. The display panel according to claim 3, wherein: The display panel further includes a connection terminal arrangement area; The first transparent display area includes a first sub-transparent display area and a second sub-transparent display area, and along the first direction, the first sub-transparent display area, the second transparent display area and the second sub-transparent display area are arranged in sequence; The first main display area includes a first sub-display area adjacent to the first sub-transparent display area and a second sub-display area adjacent to the second sub-transparent display area; The second main display area includes a third sub-display area located on a side of the second display area away from the connection terminal arrangement area and a fourth sub-display area located on a side of the second display area adjacent to the connection terminal arrangement area; The second transparent display area includes a first sub-area, a second sub-area, a third sub-area, and a fourth sub-area; the first sub-area is adjacent to the first sub-transparent display area and the third sub-display area; the second sub-area is adjacent to the second sub-transparent display area and the third sub-display area; the third sub-area is adjacent to the first sub-transparent display area and the fourth sub-display area; and the fourth sub-area is adjacent to the second sub-transparent display area and the fourth sub-display area. At least part of the second wiring crosses the first sub-transparent display area and passes through the third sub-display area to electrically connect the second sub-pixel of the first sub-area with the first pixel driving circuit of the first sub-display area; At least part of the second wiring crosses the second sub-transparent display area and passes through the third sub-display area to electrically connect the second sub-pixel of the second sub-area with the first pixel driving circuit of the second sub-display area; At least part of the second wiring crosses the first sub-transparent display area and passes through the fourth sub-display area to electrically connect the second sub-pixel in the third sub-area with the first pixel driving circuit in the first sub-display area; At least part of the second routing line crosses the second sub-transparent display area and passes through the fourth sub-display area to electrically connect the second sub-pixel located in the fourth sub-area with the first pixel driving circuit located in the second sub-display area.

7. The display panel according to claim 6, wherein: The second transparent display area further includes: a first central area located between the first sub-area and the third sub-area; The second sub-pixel located in the first central area is electrically connected to the first pixel driving circuit located in the first sub-display area through the second wiring; The first sub-transparent display area includes a first wiring area and a second wiring area, and the first wiring area is arranged between the first sub-display area and the second wiring area; At least part of the second routing line bypasses the second wiring area; at least part of the second routing line passes through the second wiring area and bypasses the first wiring area.

8. The display panel according to claim 7, wherein: The second sub-pixel located in the second wiring area is electrically connected to the first pixel driving circuit located in the first sub-display area through the first wiring; the first wiring passes through the first wiring area and the second wiring area.

9. The display panel according to claim 3, wherein: Each of the first pixel driving circuits drives a single first sub-pixel or a single second sub-pixel; The density of sub-pixels in the first display area is the same as the density of sub-pixels in the second display area.

10. A display device, characterized in that: include: The display panel according to any one of claims 1 to 9.

Citation Information

Patent Citations

  • Display panel and display device

    CN113809112A