A power electronic real-time simulator synchronization method, system, device and medium

CN117667823BActive Publication Date: 2026-08-18ELECTRIC POWER RES INST CHINA SOUTHERN POWER GRID CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202311679501.2
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2023-12-07
Publication Date
2026-08-18
Estimated Expiration
2043-12-07

AI Technical Summary

Technical Problem

各类单元工作原理迥异,性能差距大,如果不能有效地协调运作,会导致仿真运算的效果与实际不符,严重影响仿真结果的稳定性和参考价值

Benefits of technology

[0029] By adopting the above scheme, this invention relates to a synchronization system comprising two levels: first, system synchronization between multiple simulators; and second, synchronization of units within a simulator. A global master unit sends synchronization signals to other simulators, achieving synchronization between simulator systems; units within the simulator acting as master units generate synchronization signals and send them to other units within their system, achieving unit synchronization within the simulator system. This synchronization system not only improves the accuracy and stability of the simulation process but also facilitates the automation and efficiency of large-scale simulation experiments.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN117667823B_ABST
    Figure CN117667823B_ABST
Patent Text Reader

Abstract

The application discloses a power electronic real-time simulation machine synchronization method, system, device and medium, which is used for realizing synchronization between M power electronic simulation machines and synchronization between a plurality of units in each power electronic simulation machine; a global master unit generates a synchronization signal according to an internal time reference source, and sends the synchronization signal to all synchronization slave units in the first power electronic simulation machine and all edge master units; each edge master unit receives the synchronization signal sent by the global master unit, generates a synchronization signal in the power electronic simulation machine where the edge master unit is located according to the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronic simulation machine where the edge master unit is located. The technical scheme can not only improve the accuracy and stability of the simulation process, but also is beneficial to realizing automation and high efficiency of large-scale simulation experiments.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This invention belongs to the field of synchronization technology of multiple subsystems in computer systems, and relates to the field of power electronics real-time digital simulator system technology, and particularly to a synchronization method, system, device and medium for a power electronics real-time simulator. Background Technology

[0002] A power electronics simulator is a device used to study electromagnetic transient phenomena in power systems, possessing two main characteristics: real-time performance and digitalization. Real-time performance refers to the device's powerful computing capabilities, enabling continuous output that accurately reflects the physical network conditions. Therefore, users can directly connect the simulator to power system control and protection devices, allowing the simulation system to work in conjunction with the actual physical system. Digitalization means that the device is not a physical miniaturization of actual system components, but rather based on software models. It allows for the rapid construction of system simulation models and convenient switching between application scenarios, significantly improving experimental efficiency.

[0003] The main challenges of real-time simulation technology for power electronics lie in model complexity, real-time requirements, and data acquisition and processing. Power electronic system models are extremely complex, including nonlinear components, multimodal behavior, and time-varying characteristics, which places a heavy computational burden on real-time simulation. Furthermore, the real-time requirements of power electronic systems are very high, necessitating the completion of a large amount of computation and data processing within a short timeframe to accurately simulate the transient characteristics of power electronic components. Simultaneously, real-time simulation requires the acquisition and processing of vast amounts of sensor and actuator data, necessitating efficient data acquisition and processing algorithms.

[0004] To accomplish real-time simulation tasks, a power electronics simulator system requires multiple units with different functions to work collaboratively. These should include a host unit (whose core component is a high-performance processor) for large-scale, high-density computing; a real-time unit (whose core component is a large-scale field-programmable logic device, FPGA) for high real-time performance; and an I / O unit for acquiring and transmitting analog and digital signals. These units operate on vastly different principles and have significantly varying performance. If they cannot coordinate effectively, the simulation results will deviate from reality, severely impacting the stability and reliability of the simulation results. Summary of the Invention

[0005] The purpose of this invention is to provide a method, system, device and medium for synchronizing a real-time power electronics simulator, which can not only improve the accuracy and stability of the simulation process, but also facilitate the automation and efficiency of large-scale simulation experiments.

[0006] To achieve the above objectives, the solution of the present invention is:

[0007] A method for synchronizing real-time power electronics simulators is provided to achieve synchronization between M power electronics simulators and between several units within each power electronics simulator.

[0008] The first unit in the first power electronics simulator is set as the global master unit, the first unit in the second, third, ..., M power electronics simulators is set as the edge master unit, and the remaining units in the first, second, ..., M power electronics simulators are set as synchronous slave units.

[0009] The global master unit generates a synchronization signal based on the internal time reference source and sends this synchronization signal to all synchronization slave units in the first power electronics simulator, as well as all edge master units;

[0010] Each edge master unit receives the synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronics simulator.

[0011] The period of the synchronization signal sent by the global master unit is the main synchronization period. The global master unit executes the digital simulation calculation task according to the main synchronization period. The other edge master units and synchronization slave units generate the timing period for executing the digital simulation calculation task according to the period and phase information of the received synchronization signal, and the phase difference with the synchronization signal is not greater than a preset threshold.

[0012] The aforementioned timing period is an integer multiple of the main synchronization period or an integer fraction of the main synchronization period.

[0013] The process by which the aforementioned edge master units and synchronous slave units generate timing cycles is as follows:

[0014] The edge master unit / synchronous slave unit generates a periodically adjustable signal based on the local clock, and its initialization period is the timing period of the unit.

[0015] This unit detects the phase difference between the local periodic signal and the received synchronization signal. If the phase difference is not greater than a preset threshold, no period adjustment is performed. If the phase difference is greater than the preset threshold and leads the synchronization signal, the next local periodic value is adjusted to a value larger than the unit's timing period. If the phase difference is greater than the preset threshold and lags the synchronization signal, the next local periodic value is adjusted to a value smaller than the unit's timing period.

[0016] A power electronics real-time simulator synchronization system is provided to achieve synchronization between M power electronics simulators, and synchronization between several units within each power electronics simulator; including...

[0017] The global master unit is defined as the first unit in the first power electronics simulator;

[0018] The edge master unit is defined as the first unit in the 2nd, 3rd, ..., Mth power electronics simulators; and,

[0019] Synchronous slave units are defined as all units except the first unit in the 1st, 2nd, ..., Mth power electronics simulators;

[0020] The global master unit generates a synchronization signal based on an internal time reference source and sends this synchronization signal to all synchronization slave units in the first power electronics simulator, as well as all edge master units.

[0021] Each edge master unit receives the synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronics simulator.

[0022] The period of the synchronization signal sent by the global master unit is the main synchronization period. The global master unit executes the digital simulation calculation task according to the main synchronization period. The other edge master units and synchronization slave units generate the timing period for executing the digital simulation calculation task according to the period and phase information of the received synchronization signal, and the phase difference with the synchronization signal is not greater than a preset threshold.

[0023] The aforementioned timing period is an integer multiple of the main synchronization period or an integer fraction of the main synchronization period.

[0024] The process by which the aforementioned edge master units and synchronous slave units generate timing cycles is as follows:

[0025] The edge master unit / synchronous slave unit generates a periodically adjustable signal based on the local clock, and its initialization period is the timing period of the unit.

[0026] This unit detects the phase difference between the local periodic signal and the received synchronization signal. If the phase difference is not greater than a preset threshold, no period adjustment is performed. If the phase difference is greater than the preset threshold and leads the synchronization signal, the next local periodic value is adjusted to a value larger than the unit's timing period. If the phase difference is greater than the preset threshold and lags the synchronization signal, the next local periodic value is adjusted to a value smaller than the unit's timing period.

[0027] A computer device includes a memory, a processor, and a computer program stored in the memory and executable on the processor; the processor executes the computer program to implement the steps of the power electronics real-time simulator synchronization method as described above.

[0028] A computer-readable storage medium storing a computer program; when executed by a processor, the computer program implements the steps of the power electronics real-time simulator synchronization method as described above.

[0029] By adopting the above scheme, this invention relates to a synchronization system comprising two levels: first, system synchronization between multiple simulators; and second, synchronization of units within a simulator. A global master unit sends synchronization signals to other simulators, achieving synchronization between simulator systems; units within the simulator acting as master units generate synchronization signals and send them to other units within their system, achieving unit synchronization within the simulator system. This synchronization system not only improves the accuracy and stability of the simulation process but also facilitates the automation and efficiency of large-scale simulation experiments. Attached Figure Description

[0030] Figure 1 This is a schematic diagram of the architecture of the power electronics simulator synchronization system of the present invention;

[0031] Wherein, 101 represents a power electronics simulator consisting of 5 units; 111 represents the global master unit; and 112 represents the synchronous slave unit.

[0032] 113 represents the edge master unit; 114 represents the synchronization signal sent by the master unit;

[0033] Figure 2 This is a flowchart illustrating the process by which a synchronization system achieves synchronization.

[0034] Figure 3 This is a schematic diagram illustrating the relationship between the master synchronization period and the slave synchronization period;

[0035] The master synchronization period is T;

[0036] From the synchronization period T1 = 1 / 2T;

[0037] From the synchronization period T2 = 2T;

[0038] Figure 4 This is a schematic diagram of a state machine that achieves synchronization by adjusting the synchronization cycle from the unit.

[0039] Figure 5 This is a schematic diagram of the frame structure of a synchronization signal in a framing method. Detailed Implementation

[0040] The technical solution and beneficial effects of the present invention will be described in detail below with reference to the accompanying drawings.

[0041] This invention provides a synchronization method for real-time power electronics simulators, used to achieve synchronization between M power electronics simulators and between multiple units constituting each power electronics simulator, wherein the i-th power electronics simulator contains N... i There are 3 units, i = 1, 2, ..., M, N1, N2, ..., N. i They can be equal or unequal;

[0042] The first unit in the first power electronics simulator is designated as the global master unit, and the first unit in the second, third, ..., M power electronics simulators is designated as the edge master unit. The second, third, ..., Nth units in the first, second, ..., M power electronics simulators are designated as edge master units. i Each unit is a synchronous slave unit;

[0043] The global master unit generates a synchronization signal based on the internal time reference source and sends this synchronization signal to all synchronization slave units in the first power electronics simulator, as well as all edge master units;

[0044] Each edge master unit receives the synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronics simulator.

[0045] The global master unit sends a synchronization signal with a defined master synchronization period, and the global master unit executes digital simulation calculation tasks according to this master synchronization period. Each edge master unit generates its own timing period for executing digital simulation calculation tasks based on the period and phase information of the received synchronization signal. This timing period can be an integer multiple of the aforementioned master synchronization period or an integer fraction of the master synchronization period. Each synchronization slave unit generates its own timing period for executing digital simulation calculation tasks based on the period and phase information of the synchronization signal received from the global master unit or the edge master unit. This timing period can be an integer multiple of the aforementioned master synchronization period or an integer fraction of the master synchronization period.

[0046] In summary, each of the aforementioned synchronization slave units synchronizes with the global master unit or edge master unit of the power electronics simulator based on the received synchronization signal. The specific process includes:

[0047] (1) Set the master synchronization cycle of the global master unit;

[0048] (2) Set the timing period of the synchronization slave unit. The timing period is an integer multiple or a fraction of the master synchronization period.

[0049] (3) The synchronous slave unit generates a periodically adjustable signal according to the local clock, and its initialization period is the slave unit timing period;

[0050] (4) Synchronize the phase difference between the local periodic signal detected by the slave unit and the synchronization signal sent by the master unit.

[0051] (5) If the phase of the local periodic signal is detected to be ahead or behind the synchronization signal, and the amount of the advance or lag does not exceed the preset threshold, then no period adjustment is performed; if the phase of the local periodic signal is detected to be ahead of the synchronization signal, and the amount of the advance exceeds the preset threshold, then the next local periodic value is adjusted to a value larger than the timing period of the slave unit; if the phase of the local periodic signal lags behind the synchronization signal, and the amount of the lag exceeds the preset threshold, then the next local periodic value is adjusted to a value smaller than the timing period of the slave unit.

[0052] Each edge master unit receives a synchronization signal sent by the global master unit and synchronizes with the global master unit based on this synchronization signal. This process is the same as the synchronization process from the synchronization slave unit to the global master unit, and will not be described again.

[0053] Each edge master unit sends a synchronization signal to the synchronization slave unit in this simulator, and realizes synchronization from each synchronization slave unit to the edge master unit according to the synchronization signal. This process is the same as the synchronization process from the synchronization slave unit to the global master unit in the first power electronics simulator mentioned above, and will not be described again.

[0054] The synchronization signal can be a periodic level signal, including only period and phase information; or it can be a framed data signal transmitted periodically, including period, phase, and absolute time information. The transmission medium for the synchronization signal includes, but is not limited to, signal traces on a circuit board, various types of cables, and fiber optic channels.

[0055] The present invention also provides a power electronics real-time simulator synchronization system, including several power electronics simulators, each of which consists of multiple independently operable units. These units work together according to a defined synchronization relationship to jointly realize the digital simulation function of the simulator. At the same time, several power electronics simulators work together according to a defined synchronization relationship to realize a larger-scale digital simulation task.

[0056] All units within the synchronization system are divided into three categories: global master units, edge master units, and synchronization slave units.

[0057] The global master unit is unique within the entire synchronization system. When a unit in a power electronics simulator acts as the global master unit in the synchronization system, the unit generates a synchronization signal based on its internal time reference source and sends this synchronization signal to other units in the power electronics simulator where the unit is located, as well as to a unit in each of the other power electronics simulators. The unit in the other power electronics simulators that receives the synchronization signal is the edge master unit.

[0058] The edge master unit receives the cross-simulation system synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the received synchronization signal rather than its own internal time base, and sends this synchronization signal to other units in its own power electronics simulator.

[0059] The global master unit and edge master units send synchronization signals to other units within the power electronics simulator. All units within the power electronics simulator, except for the global master unit and edge master units, are synchronization slave units. Synchronization slave units do not send synchronization signals; they can only receive synchronization signals.

[0060] The edge master unit receives the synchronization signal sent by the global master unit and realizes the synchronization between power electronic simulators based on this synchronization signal. The synchronization slave unit within the power electronic simulator receives the synchronization signal sent by the global master unit or the edge master unit to realize the synchronization of the units within the power electronic simulator.

[0061] The synchronization signal sent by the global master unit has a definite period, which is called the main synchronization period of the synchronization system. This main synchronization period is also the timing period for the global master unit to perform digital simulation calculation tasks. The global master unit completes periodic simulation calculation tasks in each period to realize the digital simulation application function of this unit.

[0062] The edge master unit receives a synchronization signal sent by the global master unit and generates a timing period for its internal application tasks based on the period and phase information of this synchronization signal. The timing period for executing application tasks can be an integer multiple of the period of the synchronization signal sent by the global master unit, or an integer fraction of the main synchronization period. The edge master unit uses this timing period to complete periodic simulation calculation tasks, thus realizing the digital simulation application function of its unit.

[0063] The global master unit or edge master unit sends synchronization signals to other synchronization slave units within its power electronics simulator. The synchronization slave units receive the synchronization signals, acquire period and phase information, and adjust their own slave synchronization period based on the synchronization signal. This slave synchronization period is also the timing period for the synchronization slave unit to execute application tasks. This timing period can be an integer multiple of the synchronization signal period sent by the global master unit, or an integer fraction of the master synchronization period. Figure 3 Example: The synchronous slave unit completes periodic simulation calculation tasks according to this timing cycle, realizing the digital simulation application function of this unit.

[0064] The synchronization slave unit achieves synchronization based on the received synchronization signal. This is achieved by maintaining a fixed time phase relationship between the timing period of the application task executed by the synchronization slave unit and the timing period of the application task executed by the master unit during operation.

[0065] The synchronization signal sent by the global master unit or edge master unit is periodic. The method by which the synchronization slave unit synchronizes with the master unit based on the received synchronization signal is as follows:

[0066] (1) Set the master synchronization period of the global master unit or the edge master unit;

[0067] (2) Set the timing period of the synchronization slave unit. The timing period of the slave unit is an integer multiple or a fraction of the master synchronization period.

[0068] (3) The synchronous slave unit generates a periodically adjustable signal according to the local clock, and its initialization period is the slave unit timing period;

[0069] (4) Synchronize the phase difference between the local periodic signal detected by the slave unit and the synchronization signal sent by the master unit.

[0070] (5) If the phase of the local periodic signal is detected to be ahead or behind the synchronization signal, and the amount of the advance or lag does not exceed the preset threshold, then no period adjustment is performed; if the phase of the local periodic signal is detected to be ahead of the synchronization signal, and the amount of the advance exceeds the preset threshold, then the next local periodic value is adjusted to a value larger than the timing period of the slave unit; if the phase of the local periodic signal lags behind the synchronization signal, and the amount of the lag exceeds the preset threshold, then the next local periodic value is adjusted to a value smaller than the timing period of the slave unit.

[0071] The edge master unit receives the synchronization signal sent by the global master unit and synchronizes with the global master unit according to the synchronization signal. This method and process are the same as the method of synchronizing from the slave unit to the master unit, and will not be described again.

[0072] The synchronization signal sent by the global master unit or edge master unit in the synchronization system may be in the form of a periodic level signal with a fixed duty cycle or a framed data signal, but is not limited to such a signal. Depending on the actual application requirements, the synchronization signal sent by the global master unit or edge master unit may be a periodic level signal, which includes only period and phase information; or it may be a framed data signal sent in a period, which includes period, phase and absolute time information.

[0073] The synchronization signal sent by the global master unit or edge master unit in the synchronization system is transmitted through a medium including, but not limited to, signal traces on a circuit board, various types of cables, and optical fiber channels.

[0074] In one embodiment of this invention, a complete system is composed of three sets of power electronics simulators, each set including five independently operable units. The synchronization system in this embodiment is as follows: Figure 1 As shown.

[0075] Unit 1-1 in Power Electronics Simulator #1 is the global master unit in the synchronization system. The global master unit sends synchronization signals to other units (Unit 1-2, Unit 1-3, Unit 1-4, Unit 1-5) within this simulator. In addition, the global master unit also sends synchronization signals to other simulators.

[0076] In the power electronics simulator #2, unit 2-1 is an edge master unit. The edge master unit receives the synchronization signal sent by the global master unit, generates the synchronization signal inside the simulator, and sends it to other units inside the simulator (unit 2-2, unit 2-3, unit 2-4, unit 2-5).

[0077] Unit 3-1 in Power Electronics Simulator #3 is an edge master unit. Its process of receiving the global master unit synchronization signal and sending the synchronization signal into the simulator is the same as that of Unit 2-1.

[0078] In this embodiment, the synchronization signal period T = 100us sent by the global master unit 1-1; the synchronization signal T1 = 1 / 2T = 50us sent by the edge master unit 2-1; and the synchronization signal T1 = 2T = 200us sent by the edge master unit 3-1. These three synchronization periods are the periods for the corresponding units to execute their timed tasks, i.e., the timed task period for unit 1-1 is 100us, the timed task period for unit 2-1 is 50us, and the timed task period for unit 3-1 is 200us.

[0079] In this embodiment, the synchronization signals sent by the global master unit and the edge master unit are both framed data, with the frame format as follows: Figure 5 As shown:

[0080] 1. The frame header is used to identify the synchronization signal frame. In this embodiment, it is fixed as a 16-bit character 0x55AA.

[0081] 2. The period value is the period setting value for this synchronization frame, with a word length of 16 bits and a unit of 50ns;

[0082] 3. The start time of this cycle is a 32-bit word-length counter, indicating the start time of sending this synchronization frame;

[0083] 4. The frame check is a 32-bit cyclic redundancy check code, and the check range is from the frame header to the field at the start of the current cycle.

[0084] The synchronization slave unit detects the phase difference between the local periodic signal and the received synchronization signal sent by the master unit. If the phase of the local periodic signal is detected to be ahead or behind the synchronization signal, and the amount of this advance or lag does not exceed a preset threshold, then no period adjustment is performed. In this embodiment, the preset threshold is 1µs.

[0085] In this embodiment, the adjustment step is 100 ns. For example... Figure 4 As shown: If the synchronization slave unit detects that the phase of the local periodic signal leads the synchronization signal, and this lead exceeds a preset threshold, then the next local period value will be adjusted to a value larger than the slave unit's timing period. Conversely, if the phase of the local periodic signal lags the synchronization signal, and this lag exceeds a preset threshold, then the next local period value will be adjusted to a value smaller than the slave unit's timing period. This mechanism ensures the synchronization and stability of the system during operation, avoiding errors or malfunctions caused by excessive phase differences.

[0086] This invention also provides another computer device, including a processor and a memory configured to store a computer program capable of running on the processor; wherein, when the processor is configured to run the computer program, it performs the method steps described in the foregoing embodiments.

[0087] In practical applications, the aforementioned processor includes a Field-Programmable Gate Array (FPGA), and the processor can be a Central Processing Unit (CPU) or a Digital Signal Processor (DSP). It is understood that for different devices, the electronic devices used to implement the functions of the aforementioned processor can also be other types, and this embodiment of the invention does not impose specific limitations.

[0088] The aforementioned memory can be volatile memory, such as random-access memory (RAM); or non-volatile memory, such as read-only memory (ROM), flash memory, hard disk drive (HDD), or solid-state drive (SSD); or a combination of the above types of memory, and provides instructions and data to the processor.

[0089] In an exemplary embodiment, the present invention also provides a computer-readable storage medium for storing a computer program.

[0090] Optionally, the computer-readable storage medium can be applied to any of the methods in the embodiments of the present invention, and the computer program causes the computer to execute the corresponding processes implemented by the processor in the various methods of the embodiments of the present invention. For the sake of brevity, these will not be described in detail here.

[0091] In the several embodiments provided by this invention, it should be understood that the disclosed devices and methods can be implemented in other ways. The device embodiments described above are merely illustrative. For example, the division of units is only a logical functional division, and in actual implementation, there may be other division methods, such as: multiple units or components can be combined, or integrated into another system, or some features can be ignored or not executed. In addition, the coupling, direct coupling, or communication connection between the various components shown or discussed can be through some interfaces, and the indirect coupling or communication connection between devices or units can be electrical, mechanical, or other forms.

[0092] Those skilled in the art will understand that embodiments of the present invention can be provided as methods, systems, or computer program products. Therefore, the present invention can take the form of a completely hardware embodiment, a completely software embodiment, or an embodiment combining software and hardware aspects. Furthermore, the present invention can take the form of a computer program product implemented on one or more computer-usable storage media (including but not limited to disk storage, CD-ROM, optical storage, etc.) containing computer-usable program code. The solutions in the embodiments of the present invention can be implemented using various computer languages, such as the object-oriented programming language Java and the interpreted scripting language JavaScript.

[0093] This invention is described with reference to flowchart illustrations and / or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the invention. It will be understood that each block of the flowchart illustrations and / or block diagrams, and combinations of blocks in the flowchart illustrations and / or block diagrams, can be implemented by computer program instructions. These computer program instructions can be provided to a processor of a general-purpose computer, special-purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, generate instructions for implementing the flowchart illustrations and / or block diagrams. Figure 1 One or more processes and / or boxes Figure 1 A device that provides the functions specified in one or more boxes.

[0094] These computer program instructions may also be stored in a computer-readable storage medium that can direct a computer or other programmable data processing device to function in a particular manner, such that the instructions stored in the computer-readable storage medium produce an article of manufacture including instruction means, which are implemented in a process Figure 1 One or more processes and / or boxes Figure 1 The function specified in one or more boxes.

[0095] These computer program instructions may also be loaded onto a computer or other programmable data processing equipment to cause a series of operational steps to be performed on the computer or other programmable equipment to produce a computer-implemented process, thereby providing instructions that execute on the computer or other programmable equipment for implementing the process. Figure 1 One or more processes and / or boxes Figure 1 The steps of the function specified in one or more boxes.

[0096] Although preferred embodiments of the invention have been described, those skilled in the art, upon learning the basic inventive concept, can make other changes and modifications to these embodiments. Therefore, the appended claims are intended to be interpreted as including both the preferred embodiments and all changes and modifications falling within the scope of the invention.

[0097] Obviously, those skilled in the art can make various modifications and variations to this invention without departing from its spirit and scope. Therefore, if these modifications and variations fall within the scope of the claims of this invention and their equivalents, this invention also intends to include these modifications and variations.

[0098] The above embodiments are merely illustrative of the technical concept of the present invention and should not be construed as limiting the scope of protection of the present invention. Any modifications made to the technical solutions based on the technical concept proposed in this invention shall fall within the scope of protection of this invention.

Claims

1. A method for synchronizing real-time power electronics simulators, used to achieve synchronization between M power electronics simulators, and synchronization between several units within each power electronics simulator; characterized in that: The first unit in the first power electronics simulator is set as the global master unit, the first unit in the second, third, ..., M power electronics simulators is set as the edge master unit, and the remaining units in the first, second, ..., M power electronics simulators are set as synchronous slave units. The global master unit generates a synchronization signal based on the internal time reference source and sends this synchronization signal to all synchronization slave units in the first power electronics simulator, as well as all edge master units; Each edge master unit receives the synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronics simulator. The global master unit sends a synchronization signal with a main synchronization period, and the global master unit executes digital simulation calculation tasks according to the main synchronization period. The other edge master units and synchronization slave units generate their own timing periods for executing digital simulation calculation tasks based on the period and phase information of the received synchronization signals, and the phase difference between the synchronization signals and the timing periods is not greater than a preset threshold. The process by which each edge master unit and synchronous slave unit generates a timing period is as follows: The edge master unit / synchronous slave unit generates a periodically adjustable signal based on the local clock, and its initialization period is the timing period of the unit. This unit detects the phase difference between the local periodic signal and the received synchronization signal. If the phase difference is not greater than a preset threshold, no period adjustment is performed. If the phase difference is greater than the preset threshold and leads the synchronization signal, the next local periodic value is adjusted to a value larger than the unit's timing period. If the phase difference is greater than the preset threshold and lags the synchronization signal, the next local periodic value is adjusted to a value smaller than the unit's timing period.

2. The synchronization method for a real-time power electronics simulator as described in claim 1, characterized in that: The timing period is an integer multiple of the main synchronization period or an integer fraction of the main synchronization period.

3. A power electronics real-time simulator synchronization system, used to realize synchronization between M power electronics simulators, and synchronization between several units within each power electronics simulator; characterized in that: include, The global master unit is defined as the first unit in the first power electronics simulator; The edge master unit is defined as the first unit in the 2nd, 3rd, ..., Mth power electronics simulators; as well as, Synchronous slave units are defined as all units except the first unit in the 1st, 2nd, ..., Mth power electronics simulators; The global master unit generates a synchronization signal based on an internal time reference source and sends this synchronization signal to all synchronization slave units in the first power electronics simulator, as well as all edge master units. Each edge master unit receives the synchronization signal sent by the global master unit, generates its own synchronization signal in the power electronics simulator based on the synchronization signal, and sends the synchronization signal to all synchronization slave units in the power electronics simulator. The global master unit sends a synchronization signal with a main synchronization period, and the global master unit executes digital simulation calculation tasks according to the main synchronization period. The other edge master units and synchronization slave units generate their own timing periods for executing digital simulation calculation tasks based on the period and phase information of the received synchronization signals, and the phase difference between the synchronization signals and the timing periods is not greater than a preset threshold. The process by which each edge master unit and synchronous slave unit generates a timing period is as follows: The edge master unit / synchronous slave unit generates a periodically adjustable signal based on the local clock, and its initialization period is the timing period of the unit. This unit detects the phase difference between the local periodic signal and the received synchronization signal. If the phase difference is not greater than a preset threshold, no period adjustment is performed. If the phase difference is greater than the preset threshold and leads the synchronization signal, the next local periodic value is adjusted to a value larger than the unit's timing period. If the phase difference is greater than the preset threshold and lags the synchronization signal, the next local periodic value is adjusted to a value smaller than the unit's timing period.

4. The power electronics real-time simulator synchronization system as described in claim 3, characterized in that: The timing period is an integer multiple of the main synchronization period or an integer fraction of the main synchronization period.

5. A computer device, comprising a memory, a processor, and a computer program stored in the memory and executable on the processor; characterized in that: When the processor executes the computer program, it implements the steps of the power electronics real-time simulator synchronization method as described in any one of claims 1 to 2.

6. A computer-readable storage medium storing a computer program; characterized in that: When the computer program is executed by the processor, it implements the steps of the power electronics real-time simulator synchronization method as described in any one of claims 1 to 2.

Citation Information

Patent Citations

  • Transfer information between application program operating in different processor without one or two operating system service

    CN1047931A

  • Network card, time synchronization methods and devices, and computer storage media

    US20210303021A1