Display panel, display device and driving method of display panel

By setting up a retaining wall structure and electrodes in the display panel, the movement of charged particles is controlled to form a gathering opening area, which solves the problem of large errors in box thickness testing and achieves higher test accuracy and stability of display effects.

CN119717355BActive Publication Date: 2025-10-10SHANGHAI TIANMA MICRO ELECTRONICS CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202510020515.6
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2025-01-06
Publication Date
2025-10-10
Estimated Expiration
2045-01-06

AI Technical Summary

Technical Problem

In the prior art, the cell thickness test of a display panel has large errors and poor accuracy, mainly due to the large thickness of the substrate and the interference and absorption of the test wave by charged particles.

Method used

A retaining wall structure is set in the display panel to separate the plasma layer into multiple plasma units, each unit corresponds to a pixel area, and display electrodes and test electrodes are set in some pixel areas. The movement of charged particles is controlled by different electric fields. During the box thickness test stage, a gathering opening area is formed to reduce the concentration of charged particles and reduce the absorption and interference of the test wave.

Benefits of technology

The accuracy of the cell thickness test is improved without affecting the normal display effect of the display panel, thereby ensuring the stability and consistency of the display effect.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN119717355B_ABST
    Figure CN119717355B_ABST
Patent Text Reader

Abstract

The present disclosure relates to a display panel, a display device and a driving method of the display panel. The display panel comprises a first substrate and a second substrate arranged oppositely, a plasmonic layer between the first substrate and the second substrate, a barrier structure between the first substrate and the second substrate, the barrier structure separating the plasmonic layer into a plurality of plasmonic units, each of the plasmonic units corresponding to a pixel region, at least a part of the pixel regions being provided with a display electrode and a test electrode, a first electric field being formed between the first substrate and the second substrate in a display stage, under the first electric field, charged particles in the plasmonic layer moving to realize display, a second electric field being formed between the first substrate and the second substrate in a cell thickness test stage, under the second electric field, the charged particles in the plasmonic layer moving and forming an aggregation opening region in a direction perpendicular to a plane of the display panel. The technical solution of the present disclosure improves the accuracy of the cell thickness test result.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present disclosure relates to the field of display technology, and in particular to a display panel, a display device, and a method for driving a display panel. Background Art

[0002] With the development of display technology, electronic paper technology, with its unique advantages, is becoming increasingly common in e-book reading devices. Electronic paper display technology primarily utilizes electrophoretic display technology, which achieves different light reflection effects by adjusting the arrangement of charged particles in the electrophoretic fluid, thereby realizing the image display.

[0003] In electronic paper display technology, the thickness of the display panel is a key factor affecting its response speed, reflectivity, uniformity, and stability. However, due to the thickness of the display panel substrate, direct thickness measurement results can be subject to significant errors. Furthermore, when measuring thickness using infrared or ultrasonic test waves, charged particles interfere with and absorb the test waves, resulting in poor accuracy. Summary of the Invention

[0004] In order to solve the above technical problems, the present disclosure provides a display panel, a display device and a driving method for the display panel, which reduces the absorption and interference of charged particles on the test wave during the cell thickness test process and improves the accuracy of the cell thickness test results.

[0005] In a first aspect, the present disclosure provides a display panel, comprising:

[0006] a first substrate and a second substrate arranged opposite to each other;

[0007] a plasma layer located between the first substrate and the second substrate;

[0008] a retaining wall structure disposed between the first substrate and the second substrate, the retaining wall structure dividing the plasma layer into a plurality of plasma units; each of the plasma units corresponds to a pixel area; at least a portion of the pixel areas are provided with display electrodes and test electrodes;

[0009] The display panel includes a display stage and a cell thickness test stage; in the display stage, a display signal is applied to the display electrode, and a first electric field is formed between the first substrate and the second substrate; under the first electric field, the charged particles in the plasma layer move to achieve display; in the cell thickness test stage, a test signal is applied to the test electrode, and a second electric field is formed between the first substrate and the second substrate; under the second electric field, the charged particles in the plasma layer move and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

[0010] In a second aspect, the display device is provided, comprising the display panel of the first aspect.

[0011] In a third aspect, the display panel driving method is provided, which is suitable for the display panel of the first aspect, and comprises:

[0012] In the display stage, the display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display.

[0013] In the cell thickness test stage, the display signal is stopped to be provided to the display electrode, and a test signal is provided to the test electrode to form a second electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the second electric field to form an aggregation opening area in the direction perpendicular to the plane of the display panel.

[0014] Compared with the prior art, the technical solution provided by the present disclosure has the following advantages:

[0015] The display panel, the display device and the display panel driving method are provided, the display panel comprises: a first substrate and a second substrate arranged oppositely; a plasma layer located between the first substrate and the second substrate; a barrier structure arranged between the first substrate and the second substrate, the barrier structure separates the plasma layer into a plurality of plasma units; each plasma unit corresponds to a pixel area; at least a part of the pixel areas are provided with a display electrode and a test electrode; the display panel comprises a display stage and a cell thickness test stage; in the display stage, the display electrode is applied with a display signal, and a first electric field is formed between the first substrate and the second substrate; under the first electric field, the charged particles in the plasma layer move to realize display; in the cell thickness test stage, the test electrode is applied with a test signal, and a second electric field is formed between the first substrate and the second substrate; under the second electric field, the charged particles in the plasma layer move to form an aggregation opening area in the direction perpendicular to the plane of the display panel. Thus, by providing the display electrode and the test electrode in at least a part of the pixel areas, and applying the display signal to the display electrode to realize the display function of the display panel in the display stage, in the cell thickness test stage, the test signal is applied to the test electrode to move the charged particles in the plasma layer to form the aggregation opening area between the first substrate and the second substrate, when the test wave for the cell thickness test passes through the aggregation opening area, the concentration of the charged particles in the aggregation opening area is greatly reduced, thus the absorption and interference of the charged particles to the test wave in the cell thickness test process are reduced, the accuracy of the cell thickness test result is improved, and the normal display of the display panel is not affected, and the display effect of the display panel is ensured. BRIEF DESCRIPTION OF DRAWINGS

[0016] The accompanying drawings, which are incorporated herein and constitute part of the specification, illustrate embodiments consistent with the present disclosure and, together with the description, further serve to explain the principles of the present disclosure.

[0017] In order to more clearly illustrate the technical solutions of the embodiments of the present disclosure or the prior art, the accompanying drawings required to be used in the embodiments or prior art description will be briefly introduced. Obviously, those skilled in the art can obtain other drawings according to these drawings without any creative effort.

[0018] Figure 1 A cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 1.

[0019] Figure 2 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 2.

[0020] Figure 3 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 3.

[0021] Figure 4 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 4.

[0022] Figure 5 A top view structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 5.

[0023] Figure 6 A top view structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 6. Figure 4 A partial enlarged schematic diagram of region A in FIG. 5 is shown in FIG. 7.

[0024] Figure 7 A partial enlarged schematic diagram of region A in FIG. 6 is shown in FIG. 8. Figure 4 A partial enlarged schematic diagram of region A in FIG. 6 is shown in FIG. 8.

[0025] Figure 8 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 9.

[0026] Figure 9 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 10.

[0027] Figure 10 Another cross-sectional structure schematic diagram of a display panel provided by an embodiment of the present disclosure is shown in FIG. 11.

[0028] Figure 11 A top view structure schematic diagram of a test electrode provided by an embodiment of the present disclosure is shown in FIG. 12.

[0029] Figure 12 A top view structure schematic diagram of a test electrode provided by an embodiment of the present disclosure is shown in FIG. 13.

[0030] Figure 13 A schematic top view of an arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure;

[0031] Figure 14 for Figure 13 A schematic diagram of a cross-sectional structure along the CC' direction;

[0032] Figure 15 A schematic top view of an arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure;

[0033] Figure 16 A schematic top view of another arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure;

[0034] Figure 17 A schematic diagram of the cross-sectional structure of a current-limiting pixel area provided in an embodiment of the present disclosure;

[0035] Figure 18 A schematic structural diagram of a display device provided in an embodiment of the present disclosure;

[0036] Figure 19 A schematic flow chart of a method for driving a display panel provided in an embodiment of the present disclosure. DETAILED DESCRIPTION

[0037] In order to more clearly understand the above-mentioned objectives, features and advantages of the present disclosure, the scheme of the present disclosure will be further described below. It should be noted that the embodiments of the present disclosure and the features therein can be combined with each other in the absence of conflict.

[0038] In the following description, many specific details are set forth to facilitate a full understanding of the present disclosure, but the present disclosure may also be implemented in other ways different from those described herein; it is obvious that the embodiments in the specification are only part of the embodiments of the present disclosure, rather than all of the embodiments.

[0039] In related technologies, the cell thickness of a display panel is a key factor affecting its response speed, reflectivity, uniformity, and stability. However, due to the relatively thick substrate of a display panel, direct thickness measurement results in significant errors. Furthermore, when using infrared or ultrasonic test waves to measure cell thickness, charged particles interfere with and absorb the test waves, resulting in poor cell thickness test results.

[0040] In order to solve the above problems, an embodiment of the present disclosure provides a display panel, which includes: a first substrate and a second substrate arranged opposite to each other; a plasma layer located between the first substrate and the second substrate; a retaining wall structure arranged between the first substrate and the second substrate, the retaining wall structure dividing the plasma layer into a plurality of plasma units; each plasma unit corresponds to a pixel area; at least a portion of the pixel areas are provided with display electrodes and test electrodes; the display panel includes a display stage and a cell thickness test stage; in the display stage, a display signal is applied to the display electrode, and a first electric field is formed between the first substrate and the second substrate; under the first electric field, charged particles in the plasma layer move to achieve display; in the cell thickness test stage, a test signal is applied to the test electrode, and a second electric field is formed between the first substrate and the second substrate; under the second electric field, the charged particles in the plasma layer move and form a gathering opening area in a direction perpendicular to the plane of the display panel. Therefore, by providing display electrodes and test electrodes in at least a portion of the pixel areas, and applying display signals to the display electrodes in the display stage to realize the display function of the display panel, in the box thickness test stage, by applying test signals to the test electrodes, the charged particles in the plasma layer are moved, so that a gathering opening area is formed between the first substrate and the second substrate. When the test wave for the box thickness test passes through the gathering opening area, the concentration of the charged particles in the gathering opening area is greatly reduced, thereby reducing the absorption and interference of the charged particles on the test wave during the box thickness test, thereby improving the accuracy of the box thickness test results, and not affecting the normal display of the display panel, thereby ensuring the display effect of the display panel.

[0041] Figure 1 A schematic cross-sectional view of a display panel according to an embodiment of the present disclosure is shown in FIG. Figure 1 As shown, the display panel includes a first substrate 1, a second substrate 2 disposed opposite the first substrate 1, and a retaining wall structure 4 and a plasma layer 3 located between the first substrate 1 and the second substrate 2. The plasma layer 3 may include, for example, charged particles that, under the action of an electric field, will migrate in a predetermined direction. The retaining wall structure 4 is used to divide the plasma layer 3 into a plurality of plasma units, each corresponding to a pixel region 5. In this way, the retaining wall structure 4 is used to divide and form a plurality of pixel regions 5, allowing the distribution of the electrophoretic fluid and charged particles in the plasma layer 3 in each pixel region 5 to be individually controlled, thereby individually controlling whether each pixel region 5 displays and the color displayed.

[0042] Exemplarily, the retaining wall structure 4 can be formed by etching, photolithography or imprinting, for example, a retaining wall layer can be formed on the side of the first substrate 1 close to the second substrate 2 or on the side of the second substrate 2 close to the first substrate 1 by deposition, coating, etc., and then the retaining wall layer is patterned by etching, photolithography or imprinting to form the retaining wall structure 4.

[0043] Figure 1 Three plasma units are shown as an example, and each plasma unit corresponds to a pixel area 5, that is, Figure 1 The three plasma units correspond to three pixel areas 5. The embodiment of the present disclosure does not limit the number of pixel areas 5, and can be set according to the display requirements of the display panel.

[0044] Figure 2 A schematic diagram of another cross-sectional structure of a display panel provided in an embodiment of the present disclosure is shown. Figure 3 This is another schematic diagram of a cross-sectional structure of a display panel provided by an embodiment of the present disclosure. Figure 2 and Figure 3 During the display phase, a display signal is applied to display electrodes 6, forming a first electric field between first substrate 1 and second substrate 2. The direction of the first electric field is, for example, perpendicular to the plane of the display panel. Under the action of the first electric field, charged particles in plasma layer 3 are moved.

[0045] For example, when a voltage is applied to the display electrodes 6 on the first substrate 1 and the second substrate 2, the charged particles in the plasma layer 3 will migrate to the vicinity of the substrate with the opposite charge by electrophoresis. By applying an appropriate voltage to each area of ​​the display panel to generate a pattern of reflective areas and absorbing areas, an image can be formed.

[0046] Figure 2 and Figure 3 FIG 2 exemplarily shows that the plasma layer 3 includes first charged particles 31 with positive charges and second charged particles 32 with negative charges. Figure 2 In the display stage, a negative voltage is applied to the display electrode 6 on the first substrate 1, and a positive voltage is applied to the display electrode 6 on the second substrate 2. The first charged particles 31 move toward the first substrate 1 side, and the second charged particles 32 move toward the second substrate 2 side. When the second substrate 2 is the light-emitting side, the display panel displays the color of the second charged particles 32.

[0047] Reference Figure 3 , a positive voltage is applied to the display electrode 6 on the first substrate 1, and a negative voltage is applied to the display electrode 6 on the second substrate 2. The first charged particles 31 move toward the second substrate 2 side, and the second charged particles 32 move toward the first substrate 1 side. When the second substrate 2 is the light-emitting side, the display panel displays the color of the first charged particles 31.

[0048] Figure 4This is another cross-sectional structure diagram of a display panel provided by an embodiment of the present disclosure. For example, when using an optical method or an ultrasonic method to test the cell thickness d, the charged particles will interfere with and absorb the test waves such as light or ultrasound, thereby greatly reducing the accuracy of the cell thickness test results. To solve this problem, the embodiment of the present disclosure is provided with a test electrode 7 in at least a portion of the pixel areas 5. Figure 4 In the box thickness test stage, a test signal is applied to the test electrode 7 to form a second electric field between the first substrate 1 and the second substrate 2. Under the action of the second electric field, the charged particles in the plasma layer 3 move toward the test electrode 7, so that there is an area between the first substrate 1 and the second substrate 2 in a plane direction perpendicular to the display panel where the concentration of charged particles is less than a preset concentration, and this area is used as the gathering opening area 10. The display panel becomes clear at the corresponding position of the gathering opening area 10. When a test wave such as a light beam or an ultrasonic wave passes through the gathering opening area 10, the interference of the charged particles on the test wave is greatly reduced, thereby improving the accuracy of the box thickness test result.

[0049] Taking the optical method of testing the box thickness as an example, the light beam passes through the focusing opening area 10 from the second substrate 2 to the first substrate 1, returns to the second substrate 2 after being reflected by the first substrate 1, and passes through the second substrate 2. The position of the first substrate 1 is determined according to the attenuation degree of the returned light beam, and the box thickness of the first substrate 1 and the second substrate 2 is determined based on the position of the first substrate 1.

[0050] The embodiment of the present disclosure provides display electrodes 6 and test electrodes 7 in at least a portion of the pixel areas 5, and realizes the display function of the display panel by applying a display signal to the display electrode 6 during the display stage. In the box thickness test stage, a test signal is applied to the test electrode 7 to move the charged particles in the plasma layer 3, so that a gathering opening area 10 is formed between the first substrate 1 and the second substrate 2. When the test wave for the box thickness test passes through the gathering opening area 10, the concentration of the charged particles in the gathering opening area 10 is greatly reduced, thereby reducing the absorption and interference of the charged particles on the test wave during the box thickness test, thereby improving the accuracy of the box thickness test result, and not affecting the normal display of the display panel, thereby ensuring the display effect of the display panel.

[0051] Alternatively, as Figure 4 As shown, the test electrode 7 includes a first electrode 71 and a second electrode 72; the first electrode 71 is at least partially located on the side wall of the first retaining wall structure 41 facing the second retaining wall structure 42, and the second electrode 72 is at least partially located on the side wall of the second retaining wall structure 42 facing the first retaining wall structure 41; wherein the first retaining wall structure 41 and the second retaining wall structure 42 are opposite retaining wall structures 4 that separate the plasma units; the first electrode 71 and the second electrode 72 are used to form a second electric field parallel to the plane of the display panel.

[0052] Specifically, if Figure 4 As shown, the test electrode 7 may include, for example, a first electrode 71 and a second electrode 72. Taking the plasma layer 3 as an example, which may include first charged particles 31 with positive charge and second charged particles 32 with negative charge, in the cell thickness test stage, a positive voltage is applied to the first electrode 71 and a negative voltage is applied to the second electrode 72. The second electric field is parallel to the plane of the display panel, the first charged particles 31 move toward the second electrode 72, and the second charged particles 32 move toward the first electrode 71. The first charged particles 31 are close to the second retaining wall structure 42, and the second charged particles 32 are close to the first retaining wall structure 41, so that the first charged particles 31 and the second charged particles 32 in the plasma unit are separated, thereby forming a gathering opening area 10 perpendicular to the plane direction of the display panel between the first substrate 1 and the second substrate 2. When test waves such as light waves or ultrasonic waves pass through the gathering opening area 10 for cell thickness test, the absorption and interference of the test waves by the charged particles are greatly reduced, thereby improving the accuracy of the cell thickness test results.

[0053] Figure 5 A schematic diagram of a top view of a display panel provided in an embodiment of the present disclosure is shown. Figure 6 for Figure 4 A partial enlarged schematic diagram of region A in FIG. Figure 5 and Figure 6 The display panel further includes a test signal line 8; the test signal line 8 includes a first test signal line 81 and a second test signal line 82; the first test signal line 81 is electrically connected to the first electrode 71; the second test signal line 82 is electrically connected to the second electrode 72. For clarity, Figure 6 The charged particles in the plasma layer 3 are not shown.

[0054] Figure 5 The figure also exemplarily shows the gate signal line 83 and the data signal line 84 in the display panel. When the gate signal line 83 receives a signal, the corresponding electrically connected thin film transistor switch is turned on. At this time, the corresponding data signal line 84 transmits the data signal through the driving circuit to the display electrode 6 on the side of the first substrate 1, thereby obtaining a voltage signal.

[0055] Exemplarily, in the display stage, no test signal is applied to the test signal line 8, and the control signal on the gate signal line 83 controls the thin film transistor to be turned on, so that the data signal on the data signal line 84 is transmitted to the display electrode 6 on the side of the first substrate 1, and an electric signal with a fixed potential is applied to the display electrode 6 on the side of the second substrate 2 to form a first electric field in the first substrate 1 and the second substrate 2. Under the action of the first electric field, the charged particles move to realize display.

[0056] In the cell thickness test stage, the control signal on the gate signal line 83 controls the corresponding electrically connected thin film transistor to be turned off, no display signal is applied on the data signal line 84, and no fixed potential electric signal is applied on the display electrode 6 on the second substrate 2 side. The first test signal line 81 applies a first voltage to the first electrode 71, and the second test signal line 82 applies a second voltage to the second electrode 72, taking the first voltage as a positive voltage and the second voltage as a negative voltage as an example, Figure 4 The first charged particle 31 with positive charge moves to the side of the second electrode 72, and the second charged particle 32 with negative charge moves to the side of the first electrode 71, thereby forming the aggregation opening area 10 perpendicular to the plane direction of the display panel between the first substrate 1 and the second substrate 2. When the test wave such as light wave or ultrasonic wave passes through the aggregation opening area 10 for cell thickness test, the absorption and interference of the charged particles to the test wave are greatly reduced, and the accuracy of the cell thickness test result is improved.

[0057] It should be noted that the test signals applied on the first electrode 71 and the second electrode 72 may, for example, also be both positive voltages or both negative voltages. The voltage difference of the test signals applied on the first electrode 71 and the second electrode 72 can form a second electric field between the first substrate 1 and the second substrate 2 in the cell thickness test stage, and the specific size of the applied voltage is not limited in the embodiment of the present disclosure. It can be understood that the greater the distance between the first electrode 71 and the second electrode 72, the greater the voltage difference of the voltage applied on the first electrode 71 and the second electrode 72.

[0058] Optionally, in combination with Figure 2 , Figure 3 , Figure 4 and Figure 6 , the display electrode 6 includes a common electrode 62 and a pixel electrode 61; the barrier structure 4 and the pixel electrode 61 are located on the first substrate 1; the common electrode 62 is located on the second substrate 2; the common electrode 62 and the pixel electrode 61 are used to form a first electric field perpendicular to the plane direction of the display panel; and the test signal line 8 is arranged in the same layer as the pixel electrode 61.

[0059] In the display stage, referring to Figure 2 , a negative voltage is applied to the pixel electrode 61, and a positive voltage is applied to the common electrode 62. The first charged particle 31 moves to the side of the first substrate 1, and the second charged particle 32 moves to the side of the second substrate 2. When the second substrate 2 is the light-emitting side, the display panel displays the color of the second charged particle 32. Referring to Figure 3 , a positive voltage is applied to the pixel electrode 61, and a negative voltage is applied to the common electrode 62. The first charged particle 31 moves to the side of the second substrate 2, and the second charged particle 32 moves to the side of the first substrate 1. When the second substrate 2 is the light-emitting side, the display panel displays the color of the first charged particle 31.

[0060] During the box thickness test phase, refer to Figure 4 , no voltage is applied to the pixel electrode 61 and the common electrode 62, the first test signal line 81 applies a positive voltage to the first electrode 71, and the second test signal line 82 applies a negative voltage to the second electrode 72, the first charged particles 31 move toward the second electrode 72, and the second charged particles 32 move toward the first electrode 71, thereby forming a gathering opening area 10 perpendicular to the plane direction of the display panel between the first substrate 1 and the second substrate 2. When test waves such as light waves or ultrasonic waves pass through the gathering opening area 10 to perform a box thickness test, the absorption and interference of the charged particles on the test waves are greatly reduced, thereby improving the accuracy of the box thickness test results.

[0061] In order to reduce the thickness of the display panel, Figure 6 The test signal line 8 and the pixel electrode 61 are exemplarily arranged in the same layer. The pixel electrode 61 and the test signal line 8 can be, for example, ITO (indium tin oxide) electrodes. Therefore, there is no need to set a separate film layer for the test signal line 8, which greatly reduces the number of film layers of the display panel, which is conducive to simplifying the overall film layer structure of the display panel and making the display device thinner and lighter.

[0062] It should be noted that the pixel electrode 61 and the common electrode 62 may be, for example, ITO electrodes, or other types of electrodes, which is not limited in the embodiment of the present disclosure.

[0063] Alternatively, as Figure 6 As shown, the test electrode 7 extends to the first substrate 1 ; an insulating layer 11 is provided between the test electrode 7 and the test signal line 8 ; the insulating layer 11 is provided with a first via hole H1 ; the test electrode 7 is electrically connected to the test signal line 8 through the first via hole H1 .

[0064] Specifically, if Figure 6 As shown, the first electrode 71 can extend from the sidewall of the first retaining wall structure 41 to the first substrate 1, and the second electrode 72 can extend from the sidewall of the second retaining wall structure 42 to the second substrate 2. An insulating layer 11 is provided on both the side of the first test signal line 81 facing the second substrate 2 and the side of the second test signal line 82 facing the second substrate 2. A first via H1 passes through the insulating layer 11. The first electrode 71 is electrically connected to the first test signal line 81 through the first via H1, and the second electrode 72 is electrically connected to the second test signal line 82 through the first via H1.

[0065] In some embodiments, the insulating layer 11 is further used to isolate the pixel electrode 61 from the plasma layer 3 to prevent charge exchange between the pixel electrode 61 and the plasma layer 3 and to prevent the display effect of the display panel from being affected.

[0066] Figure 7 for Figure 4 Another partial enlarged schematic diagram of region A in FIG.Figure 7 As shown, the first substrate 1 further includes a driving circuit 9; the retaining wall structure 4 is located on the first substrate 1; and the test signal line 8 is in the same layer as any metal structure of the driving circuit 9 and is insulated.

[0067] Specifically, if Figure 7 As shown, the first substrate 1 further includes a driving circuit 9, Figure 4 exemplarily shows that the driving circuit 9 may include, for example, a gate metal layer 12, a source / drain metal layer 13, a capacitor metal layer 14, and an active layer 15. The capacitor metal layer 14 is used for light shielding and for forming a capacitor with the pixel electrode 61. The test signal line 8 may be on the same layer as any of the gate metal layer 12, the source / drain metal layer 13, and the capacitor metal layer 14. In order to avoid the problem of a short circuit between the test signal line 8 and the metal structure, the test metal layer is insulated from any metal structure in the driving circuit 9.

[0068] Figure 7 The figure exemplarily shows that the test signal line 8 is set in the same layer as the capacitor metal layer 14, and a second via H2 is set in the insulating layer on the side of the capacitor metal layer 14 facing the second substrate 2. The first electrode 71 is electrically connected to the first test signal line 81 through the second via H2, and the second electrode 72 is electrically connected to the second test signal line 82 through the second via H2.

[0069] As a result, the test signal line 8 is in the same layer as any metal structure of the driving circuit 9 and is insulated, which improves the conductivity of the test signal line 8. There is no need to set a separate film layer for the test signal line 8, which greatly reduces the number of film layers of the display panel and is conducive to simplifying the overall film layer structure of the display panel and making the display device thinner and lighter.

[0070] Figure 8 A schematic cross-sectional view of another display panel provided in an embodiment of the present disclosure is shown. Figure 9 A schematic cross-sectional view of another display panel provided in an embodiment of the present disclosure is shown. Figure 10 A schematic cross-sectional view of another display panel provided in an embodiment of the present disclosure. Figure 8 and Figure 9 , the display electrode 6 is multiplexed as the test electrode 7; the test electrode 7 includes a hollow structure; in the display stage, a display signal is applied to the display electrode 6, and a first electric field is formed between the first substrate 1 and the second substrate 2. Under the first electric field, the charged particles in the plasma layer 3 move to realize display; in the box thickness test stage, a test signal is applied to the display electrode 6 multiplexed as the test electrode 7, and a second electric field is formed between the first substrate 1 and the second substrate 2 in a plane direction perpendicular to the display panel; under the second electric field, the charged particles in the plasma layer 3 move and form an aggregation opening area 10 in a plane direction perpendicular to the display panel.

[0071] Specifically, the display electrode 6 can be reused as the test electrode 7, and different electrical signals can be applied to the display electrode 6 during the display stage and the box thickness test stage to form different electric fields between the first substrate 1 and the second substrate 2, thereby controlling the distribution of charged particles between the first substrate 1 and the second substrate 2.

[0072] For example, Figure 8 As shown, the display panel, for example, only includes first charged particles 31 with positive charge. In the display stage, a display signal is applied to the display electrode 6, for example, a positive voltage is applied to the display electrode 6 located on the first substrate 1, and a negative voltage is applied to the display electrode 6 located on the second substrate 2. A first electric field perpendicular to the plane direction of the display panel is formed between the first substrate 1 and the second substrate 2, and the first charged particles 31 with positive charge gather on the second substrate 2.

[0073] like Figure 9 As shown, in the display stage, a negative voltage is applied to the display electrode 6 located on the first substrate 1, and a positive voltage is applied to the display electrode 6 located on the second substrate 2. A first electric field perpendicular to the plane direction of the display panel is formed between the first substrate 1 and the second substrate 2, and the first charged particles 31 with positive charge gather on the first substrate 1.

[0074] During the box thickness test phase, if Figure 10 As shown, a test signal is applied to the display electrode 6 multiplexed as the test electrode 7. For example, a negative voltage is applied to the test electrode 7 located on the first substrate 1, and a negative voltage is applied to the test electrode 7 located on the second substrate 2. This is used to form a second electric field between the first substrate 1 and the second substrate 2 in a direction perpendicular to the plane of the display panel. Positively charged first charged particles 31 are concentrated on the side of the first substrate 1. Because the test electrode 7 has a hollow structure, the position of the plasma layer 3 corresponding to the hollow region B in the hollow structure is almost free of charged particles, forming a concentrated opening area 10 in a direction perpendicular to the display panel. When a test wave such as a light wave or an ultrasonic wave passes through the concentrated opening area 10 to perform a cell thickness test, the interference and absorption of the test wave by the charged particles is greatly reduced, thereby improving the accuracy of the cell thickness test results.

[0075] Alternatively, as Figure 10As shown, the display electrode 6 includes a common electrode 62 and a pixel electrode 61; the retaining wall structure 4 and the pixel electrode 61 are located on the first substrate 1; the common electrode 62 is located on the second substrate 2; in the display stage, the common electrode 62 and the pixel electrode 61 are applied with a display signal to form a first electric field in a plane direction perpendicular to the display panel. Under the first electric field, the charged particles in the plasma layer 3 move to realize display; in the cell thickness test stage, the pixel electrode 61 is reused as the test electrode 7, and the common electrode 62 and the pixel electrode 61 reused as the test electrode 7 are applied with a test signal to form a second electric field in a plane direction perpendicular to the display panel. Under the second electric field, the charged particles in the plasma layer 3 move and form an aggregation opening area 10 in a plane direction perpendicular to the display panel.

[0076] For example, Figure 8 As shown, the plasma layer 3 includes, for example, first charged particles 31 with positive charge and a black electrophoretic liquid. In the display stage, when the second substrate 2 is the light-emitting side, a positive voltage is applied to the pixel electrode 61 and a negative voltage is applied to the common electrode 62. The first charged particles 31 move toward the common electrode 62, and the corresponding position displays white. Figure 9 As shown, when a negative voltage is applied to the pixel electrode 61 and a positive voltage is applied to the common electrode 62 , the first charged particles 31 move toward the pixel electrode 61 , and the corresponding position displays black.

[0077] In the cell thickness test phase, since the common electrode 62 is used to apply a fixed potential and it is difficult to form a hollow structure on the common electrode 62 side, the pixel electrode 61 can be reused as the test electrode 7. Figure 10 As shown, when the charged particles are first charged particles 31 with positive charge, a negative voltage is applied to the pixel electrode 61 multiplexed as the test electrode 7, and the first charged particles 31 with positive charge move to the pixel electrode 61. Since the pixel electrode 61 is a hollow structure, there are almost no charged particles at the position of the plasma layer 3 corresponding to the hollow area B in the hollow structure. A gathering opening area 10 perpendicular to the direction of the display panel can be formed between the first substrate 1 and the second substrate 2 for a cell thickness test of the display panel.

[0078] When the plasma layer 3 includes negatively charged second charged particles, the movement of the negatively charged second charged particles in the display stage and the cell thickness test stage can be understood with reference to the above embodiments and will not be described in detail here.

[0079] Figure 11 A schematic diagram of a top view of a test electrode provided in an embodiment of the present disclosure is shown. Figure 12 A schematic diagram of a top view of another test electrode provided in an embodiment of the present disclosure. Figure 11 and Figure 12The test electrode 7 includes a plurality of strip electrodes 73 , and a hollow structure is formed between adjacent strip electrodes 73 .

[0080] Specifically, combined Figure 11 and Figure 12 In order to improve the binding ability of charged particles, the test electrode 7 can be provided to include a plurality of strip electrodes 73. Figure 11 exemplarily shows two strip electrodes 73 in the test electrode 7, and the two strip electrodes 73 are arranged in parallel; Figure 12 The figure shows two strip electrodes 73 in the test electrode 7, arranged in a cross shape. During the cell thickness test, charged particles are adsorbed on the strip electrodes 73. The hollow structure formed between adjacent strip electrodes 73 corresponds to the area between the first substrate 1 and the second substrate 2 in a direction perpendicular to the plane of the display panel, which serves as the collection opening area 10 for passing the test wave of the cell thickness test.

[0081] Therefore, by setting up multiple strip electrodes 73 to improve the binding ability of the test electrode 7 on charged particles and prevent the charged particles from moving to the gathering opening area 10, a hollow structure is formed between adjacent strip electrodes 73 to form the gathering opening area 10, which is convenient for box thickness testing.

[0082] Figure 13 A schematic top view of the arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure is shown. Figure 14 for Figure 13 A schematic diagram of a cross-sectional structure along CC' direction. Figure 13 and Figure 14 The plurality of pixel regions 5 include a plurality of test pixel regions 51 and a plurality of display pixel regions 52 ; the test pixel regions 51 are provided with display electrodes 6 and test electrodes 7 ; and the display pixel regions 52 are provided with display electrodes 6 .

[0083] Specifically, combined Figure 13 and Figure 14The pixel area 5 may include a plurality of test pixel areas 51 and a plurality of display pixel areas 52. The test pixel area 51 is provided with a display electrode 6 and a test electrode 7, and the display pixel area 52 is provided with a display electrode 6. In the display stage, a display signal is applied to the display electrodes 6 in the test pixel area 51 and the display pixel area 52, so that both the test pixel area 51 and the display pixel area 52 are used for display; in the box thickness test stage, a display signal is no longer applied to the display electrodes 6 in the test pixel area 51 and the display pixel area 52, and a test signal is applied to the test electrode 7 in the test pixel area 51, so that a gathering opening area 10 is formed in the test pixel area 51. The test wave used for the box thickness test passes through the gathering opening area 10 in the test pixel area 51, and the absorption and interference of the test wave by the charged particles is greatly reduced, thereby improving the accuracy of the box thickness test. In addition, a display electrode 6 is also provided in the test pixel area 51 for display, thereby ensuring the display effect of the display panel.

[0084] Figure 15 A top view schematic diagram of the arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure. Figure 13 and Figure 15 , a plurality of test pixel areas 51 are evenly arranged in the display area AA of the display panel.

[0085] Figure 13 FIG. 5 exemplarily shows that nine test pixel regions 51 are evenly arranged in the display area AA of the display panel. Figure 15 The figure exemplarily shows that five test pixel areas 51 are evenly arranged in the display area AA of the display panel. The even arrangement of multiple test pixel areas 51 in the display area AA can make the tested positions more uniform when performing the box thickness test, and can evenly obtain the box thickness of the relevant positions in the display panel. Compared with concentrating the test pixel areas 51 on one side of the display area AA of the display panel, the box thickness result obtained by evenly arranging multiple test pixel areas 51 in the display area AA of the display panel and then performing the box thickness test is more reliable.

[0086] Figure 16 A top view schematic diagram of another arrangement of pixel areas in a display panel provided by an embodiment of the present disclosure, Figure 17 A schematic diagram of the cross-sectional structure of a current limiting pixel area provided in an embodiment of the present disclosure. Figure 16 As shown, a current-limiting pixel region 53 is provided around the display area AA of the display panel; at least part of the test pixel region 51 is located between the current-limiting pixel region 53 and the display pixel region 52 .

[0087] Specifically, if Figure 16As shown, a current limiting pixel area 53 is set around the display area AA of the display panel. The current limiting pixel area 53 is used to limit the flow of the electrophoretic liquid in the plasma layer 3 of the display area AA, prevent the electrophoretic liquid from flowing out of the display area AA, and improve the display effect of the display panel.

[0088] For example, Figure 17 As shown, in the current-limiting pixel area 53, the current-limiting electrode 63 is located on the first substrate 1, the common electrode 62 is located on the second substrate 2, and a retaining wall structure may not be provided in the current-limiting pixel area 53. The pixels in the current-limiting pixel area 53 are in a connected state, and the display of the entire current-limiting pixel area 53 is synchronized. A current-limiting signal is applied to the current-limiting electrode 63 and the common electrode 62 respectively, thereby forming a third electric field between the first substrate 1 and the second substrate 2, so that the current-limiting pixel area 53 displays black or white at the same time.

[0089] On the one hand, since the current-limiting pixel area 53 is close to the frame glue 54, its box thickness is mainly limited by the gold balls or silicon balls in the frame glue; on the other hand, since the current-limiting pixel area 53 does not participate in the display, the box thickness of the display panel where the current-limiting pixel area 53 is located is tested, and the obtained box thickness result cannot well represent the light uniformity of the display area AA. Therefore, at least part of the test pixel area 51 is set between the current-limiting pixel area 53 and the display pixel area 52, so that the box thickness measured by the test pixel area 51 is the box thickness of the display area AA, thereby better representing the light uniformity of the display area AA and ensuring the reliability of the box thickness test.

[0090] Optionally, combined Figure 13 and Figure 15 , a plurality of test pixel areas 51 are arranged in the edge area and the center area of ​​the display area AA of the display panel.

[0091] Specifically, combined Figure 13 and Figure 15 Since the cell thickness of the display panel ultimately affects the optical effect of the display panel, the test pixel area 51 can be set at a position for testing the optical uniformity of the display panel. For example, multiple test pixel areas 51 can be set in the edge area and center area of ​​the display area AA of the display panel. Figure 13 The figure shows nine test pixel areas 51 arranged evenly and at equal intervals of 3*3, which can test the box thickness of the edge area and the center area of ​​the display area AA of the display panel, thereby improving the accuracy and reliability of the box thickness test and better reflecting the optical uniformity of the display panel. Figure 15 exemplarily shows that four test pixel areas 51 are set in the edge area of ​​the display area AA of the display panel, and the four test pixel areas 51 form a rectangular arrangement, the sides of the rectangle are parallel to the sides of the display area AA, and one test pixel area 51 is located in the center of the rectangle.

[0092] Based on the same inventive concept, embodiments of the present disclosure further provide a display device comprising a display panel as described in any of the above display panel embodiments. Therefore, the display device possesses the technical features of the display panel provided in the embodiments of the present disclosure and can achieve the beneficial effects of the display panel provided in the embodiments of the present disclosure. For similarities, reference can be made to the above description of the display panel provided in the embodiments of the present disclosure and will not be repeated here.

[0093] For example, Figure 18 This is a schematic diagram of the structure of a display device provided by an embodiment of the present disclosure. Figure 18 As shown, the display device provided by the embodiment of the present disclosure includes the display panel 100 provided by any of the above embodiments of the present disclosure. Figure 18 The embodiment only takes a mobile phone as an example to illustrate the display device. It can be understood that the display device provided in the embodiment of the present application can be any electronic product with a display function, including but not limited to the following categories: mobile phones, televisions, laptops, desktop monitors, tablet computers, digital cameras, smart bracelets, smart glasses, car displays, medical equipment, industrial control equipment, touch interactive terminals, etc. The embodiment of the present invention does not specifically limit this.

[0094] The display device provided by the embodiment of the present disclosure includes the above-mentioned display panel, and thus can also solve the same technical problems as the above-mentioned display panel embodiment and achieve the same technical effects, which will not be repeated here.

[0095] The present disclosure also provides a method for driving a display panel, which is applicable to the display panel provided in the above embodiment. Figure 19 A schematic diagram of a method for driving a display panel according to an embodiment of the present disclosure is shown in FIG. Figure 19 As shown, the driving method includes:

[0096] S101 . In a display stage, a display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and charged particles in the plasma layer move under the first electric field to realize display.

[0097] Specifically, during the display phase, a display signal is applied to the display electrodes, forming a first electric field between the first and second substrates. The direction of the first electric field is, for example, perpendicular to the plane of the display panel. This first electric field causes charged particles in the plasma layer to migrate. For example, when a voltage is applied to the first and second substrates, the charged particles in the plasma layer migrate electrophoretically to the oppositely charged substrate. By applying an appropriate voltage to each area of ​​the display panel, a pattern of reflective and absorptive areas is generated, thereby forming an image.

[0098] S102. In the cell thickness test phase, stop providing display signals to the display electrodes and provide test signals to the test electrodes to form a second electric field between the first substrate and the second substrate. Charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

[0099] Specifically, in the box thickness test stage, the display signal is stopped from being provided to the display electrode, and a test signal is applied to the test electrode to form a second electric field between the first substrate and the second substrate. Under the action of the second electric field, the charged particles in the plasma layer move toward the test electrode, so that there is an area between the first substrate and the second substrate in the plane direction perpendicular to the display panel where the concentration of charged particles is less than a preset concentration, and this area is used as a gathering opening area. The display panel becomes clear at the position corresponding to the gathering opening area. When a test wave such as a light beam or an ultrasonic wave passes through the gathering opening area, the interference of the charged particles on the test wave is greatly reduced, thereby improving the accuracy of the box thickness test results.

[0100] Optionally, before the cell thickness test stage, and / or after the cell thickness test stage, the method further includes: alternately providing activation signals with opposite polarities to the test electrodes.

[0101] For example, before the cell thickness test phase, activation signals of opposite polarity can be alternately provided to the test electrodes to activate the charged particles, thereby increasing the activity of the charged particles and reducing the viscosity of the liquid in the plasma layer. Taking the test electrodes as an example, in which the test electrodes include a first electrode and a second electrode, in the first activation phase, a positive voltage is applied to the first electrode and a negative voltage is applied to the second electrode. In the subsequent second activation phase, a negative voltage is applied to the first electrode and a positive voltage is applied to the second electrode. After a plurality of activation phases are continued in this manner, a test signal is provided to the test electrodes again, for example, a stable direct current is provided to the first electrode and the second electrode respectively, that is, a stable positive voltage is applied to the first electrode and a stable negative voltage is applied to the second electrode, or a stable negative voltage is applied to the first electrode and a stable positive voltage is applied to the second electrode, thereby forming a gathering opening area between the first substrate and the second substrate for cell thickness testing. In the cell thickness test phase, the charged particles can better respond to the second electric field and move to the position of the corresponding test electrode.

[0102] After the cell thickness test phase, activation signals of opposite polarity can be alternately supplied to the test electrodes to activate the charged particles, increasing their activity and reducing the viscosity of the liquid in the plasma layer. For example, taking the test electrodes comprising a first electrode and a second electrode as an example, in the first activation phase, a positive voltage is applied to the first electrode and a negative voltage to the second electrode. Then, in the second activation phase, a negative voltage is applied to the first electrode and a positive voltage is applied to the second electrode. After repeating this activation phase for multiple times, a display signal is applied to the display electrodes. This allows the charged particles to better respond to the first electric field and move to the corresponding display electrodes.

[0103] It should be noted that, activation signals with opposite polarities may be alternately provided to the test electrodes only before the box thickness test stage, or activation signals with opposite polarities may be alternately provided to the test electrodes only after the box thickness test stage, or activation signals with opposite polarities may be alternately provided to the test electrodes both before and after the box thickness test stage. The embodiments of the present disclosure are not limited to this.

[0104] Optionally, the test electrode includes a first electrode and a second electrode; the first electrode is at least partially located on a sidewall of the first retaining wall structure facing the second retaining wall structure, and the second electrode is at least partially located on a sidewall of the second retaining wall structure facing the first retaining wall structure; the first retaining wall structure and the second retaining wall structure are opposing retaining wall structures separating the plasma unit; the first electrode and the second electrode are used to form a second electric field parallel to the plane of the display panel;

[0105] In the display stage, providing a display signal to the display electrode includes: in the display stage, providing a display signal to the display electrode so that a first electric field is formed between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display, and there is no signal on the first electrode and the second electrode; in the box thickness test stage, stopping providing the display signal to the display electrode and providing a test signal to the test electrode includes: in the box thickness test stage, applying a test signal to the first electrode and the second electrode so that the first electrode and the second electrode form a second electric field parallel to the plane of the display panel, the charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel, and there is no display signal on the display electrode.

[0106] For example, taking the plasma layer as an example, in the display phase, a negative voltage is applied to the display electrodes on the first substrate and a positive voltage is applied to the display electrodes on the second substrate. The positively charged first particles move toward the first substrate, and the negatively charged second particles move toward the second substrate. When the second substrate is on the light-emitting side, the display panel displays the color of the second charged particles. When a positive voltage is applied to the display electrodes on the first substrate and a negative voltage is applied to the display electrodes on the second substrate, the negatively charged second particles move toward the first substrate, and the positively charged first particles move toward the second substrate. When the second substrate is on the light-emitting side, the display panel displays the color of the first charged particles.

[0107] In the box thickness test stage, for example, a positive voltage is applied to the first electrode and a negative voltage is applied to the second electrode. The second electric field is parallel to the plane of the display panel, the positively charged first charged particles move toward the second electrode, and the negatively charged second charged particles move toward the first electrode. The positively charged first charged particles adhere to the second retaining wall structure, and the negatively charged second charged particles adhere to the first retaining wall structure, so that the positively charged first charged particles and the negatively charged second charged particles in the plasma unit are separated, thereby forming a gathering opening area in the plasma unit in a direction perpendicular to the plane of the display panel. When test waves such as light waves or ultrasonic waves pass through the gathering opening area to perform box thickness testing, the interference and absorption of the test waves by the charged particles are greatly reduced, thereby improving the accuracy of the box thickness test.

[0108] Optionally, the display electrode is reused as a test electrode; the test electrode includes a hollow structure;

[0109] In the display stage, a display signal is provided to the display electrode, including: in the display stage, a display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display; in the box thickness test stage, the display signal is stopped from being provided to the display electrode, and a test signal is provided to the test electrode, including: in the box thickness test stage, the display signal is stopped from being provided to the display electrode, and a test signal is provided to the display electrode multiplexed as the test electrode, so that a second electric field is formed between the first substrate and the second substrate, and the charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

[0110] For example, the display panel includes only positively charged first particles. During the display phase, a display signal is applied to the display electrodes. For example, a positive voltage is applied to the display electrodes on the first substrate, and a negative voltage is applied to the electrodes on the second substrate. A first electric field is formed between the first and second substrates in a direction perpendicular to the plane of the display panel. The second substrate is the light-emitting side, so the positively charged first particles gather on the second substrate, and the display panel displays the color of the first charged particles.

[0111] During the cell thickness test phase, test signals are applied to the display electrodes multiplexed as test electrodes. For example, a negative voltage is applied to the test electrodes on the first substrate, and a positive voltage is applied to the test electrodes on the second substrate. This is used to form a second electric field between the first and second substrates in a direction perpendicular to the plane of the display panel. Positively charged first particles gather on the first substrate side. Because the test electrodes have a hollow structure, the plasma layer corresponding to the hollowed-out areas is almost free of charged particles, forming a gathering opening area perpendicular to the display panel. When test waves, such as light or ultrasound, pass through the gathering opening area to perform cell thickness testing, interference and absorption of the test waves by the charged particles are greatly reduced, thereby improving the accuracy of the cell thickness test.

[0112] The display panel, display device and display panel driving method provided by the embodiments of the present disclosure are as follows: display electrodes and test electrodes are provided in at least a portion of the pixel areas; display signals are applied to the display electrodes in the display stage to realize the display function of the display panel; in the cell thickness test stage, test signals are applied to the test electrodes to move the charged particles in the plasma layer, so that a gathering opening area is formed between the first substrate and the second substrate; when the test wave for the cell thickness test passes through the gathering opening area, the concentration of the charged particles in the gathering opening area is greatly reduced, thereby reducing the absorption and interference of the charged particles on the test wave during the cell thickness test, thereby improving the accuracy of the cell thickness test results, and not affecting the normal display of the display panel, thereby ensuring the display effect of the display panel.

[0113] It should be noted that, in this document, relational terms such as "first" and "second" are used only to distinguish one entity or operation from another entity or operation, and do not necessarily require or imply any actual relationship or order between these entities or operations. Moreover, the terms "comprises," "comprising," or any other variations thereof are intended to cover non-exclusive inclusion, so that a process, method, article, or device that includes a series of elements includes not only those elements, but also other elements not explicitly listed, or elements inherent to such process, method, article, or device. In the absence of further limitations, an element defined by the phrase "comprising a ..." does not exclude the presence of other identical elements in the process, method, article, or device that includes the element.

[0114] The above are merely specific embodiments of the present disclosure, intended to enable those skilled in the art to understand and implement the present disclosure. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the present disclosure. Therefore, the present disclosure is not limited to these embodiments, but is to be construed in the broadest manner consistent with the principles and novel features disclosed herein.

Claims

1. A display panel, characterized in that: include: a first substrate and a second substrate arranged opposite to each other; a plasma layer located between the first substrate and the second substrate; a retaining wall structure disposed between the first substrate and the second substrate, the retaining wall structure dividing the plasma layer into a plurality of plasma units; each of the plasma units corresponds to a pixel area; at least a portion of the pixel areas are provided with display electrodes and test electrodes; The display panel includes a display stage and a cell thickness testing stage; In the display stage, a display signal is applied to the display electrode, and a first electric field is formed between the first substrate and the second substrate; Under the first electric field, charged particles in the plasma layer move to realize display; in the cell thickness test phase, a test signal is applied to the test electrode, and a second electric field is formed between the first substrate and the second substrate; Under the second electric field, the charged particles in the plasma layer move and form a gathering opening area in a plane direction perpendicular to the display panel. The area between the first substrate and the second substrate in a plane direction perpendicular to the display panel where the concentration of charged particles is less than a preset concentration is the gathering opening area.

2. The display panel according to claim 1, wherein: The test electrode includes a first electrode and a second electrode; the first electrode is at least partially located on a side wall of the first retaining wall structure facing the second retaining wall structure, and the second electrode is at least partially located on a side wall of the second retaining wall structure facing the first retaining wall structure; The first barrier wall structure and the second barrier wall structure are opposite barrier wall structures that separate the plasma unit; the first electrode and the second electrode are used to form a second electric field parallel to the plane of the display panel.

3. The display panel according to claim 2, wherein: Also includes a test signal line; the test signal line includes a first test signal line and a second test signal line; The first test signal line is electrically connected to the first electrode; the second test signal line is electrically connected to the second electrode.

4. The display panel according to claim 3, wherein: The display electrode includes a common electrode and a pixel electrode; the barrier structure and the pixel electrode are located on the first substrate; the common electrode is located on the second substrate; the common electrode and the pixel electrode are used to form a first electric field in a direction perpendicular to the plane of the display panel; The test signal line is arranged in the same layer as the pixel electrode.

5. The display panel according to claim 4, wherein: The test electrode extends to the first substrate; an insulating layer is provided between the test electrode and the test signal line; the insulating layer is provided with a first via hole; the test electrode is electrically connected to the test signal line through the first via hole.

6. The display panel according to claim 3, wherein: The first substrate further includes a driving circuit; the retaining wall structure is located on the first substrate; the test signal line is in the same layer as any metal structure of the driving circuit and is insulated.

7. The display panel according to claim 1, wherein: The display electrode is reused as the test electrode; the test electrode includes a hollow structure; In the display stage, a display signal is applied to the display electrode, a first electric field is formed between the first substrate and the second substrate, and under the first electric field, charged particles in the plasma layer move to realize display; In a cell thickness test phase, a test signal is applied to the display electrode multiplexed as the test electrode, and a second electric field perpendicular to the plane of the display panel is formed between the first substrate and the second substrate; Under the second electric field, the charged particles in the plasma layer move and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

8. The display panel according to claim 7, wherein: The display electrode includes a common electrode and a pixel electrode; the retaining wall structure and the pixel electrode are located on the first substrate; the common electrode is located on the second substrate; In the display stage, the common electrode and the pixel electrode are applied with a display signal to form a first electric field in a direction perpendicular to the plane of the display panel. Under the first electric field, the charged particles in the plasma layer move to realize display. In the cell thickness test stage, the pixel electrode is reused as the test electrode, and a test signal is applied to the common electrode and the pixel electrode reused as the test electrode to form a second electric field in a direction perpendicular to the plane of the display panel. Under the second electric field, the charged particles in the plasma layer move and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

9. The display panel according to claim 7, wherein: The test electrode includes a plurality of strip electrodes, and a hollow structure is formed between adjacent strip electrodes.

10. The display panel according to any one of claims 1 to 9, characterized in that: The plurality of pixel regions include a plurality of test pixel regions and a plurality of display pixel regions; the test pixel regions are provided with display electrodes and test electrodes; and the display pixel regions are provided with display electrodes.

11. The display panel according to claim 10, wherein: The plurality of test pixel areas are evenly arranged in the display area of ​​the display panel.

12. The display panel according to claim 10, wherein: A current-limiting pixel region is arranged around the display region of the display panel; at least a portion of the test pixel region is located between the current-limiting pixel region and the display pixel region.

13. The display panel according to claim 10, wherein: A plurality of test pixel areas are arranged in the edge area and the center area of ​​the display area of ​​the display panel.

14. A display device, characterized in that: The display panel comprises the display panel according to any one of claims 1 to 13.

15. A method for driving a display panel, characterized in that: Applicable to the display panel according to any one of claims 1 to 13, the driving method comprising: In the display stage, a display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display; During the cell thickness test phase, the display signal is stopped from being provided to the display electrode, and a test signal is provided to the test electrode, so that a second electric field is formed between the first substrate and the second substrate. The charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

16. The method for driving a display panel according to claim 15, wherein: Before the box thickness test stage, and / or after the box thickness test stage, it also includes: Activation signals of opposite polarities are alternately provided to the test electrodes.

17. The method for driving a display panel according to claim 15, wherein: The test electrode includes a first electrode and a second electrode; the first electrode is at least partially located on a sidewall of the first retaining wall structure facing the second retaining wall structure, and the second electrode is at least partially located on a sidewall of the second retaining wall structure facing the first retaining wall structure; the first retaining wall structure and the second retaining wall structure are opposing retaining wall structures separating the plasma unit; the first electrode and the second electrode are used to form a second electric field parallel to the plane of the display panel; In the display stage, providing a display signal to the display electrode includes: In the display stage, a display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display, and no signal is applied to the first electrode and the second electrode; In the cell thickness test phase, stopping supplying the display signal to the display electrode and supplying the test signal to the test electrode comprises: During the cell thickness test phase, a test signal is applied to the first electrode and the second electrode so that the first electrode and the second electrode form a second electric field parallel to the plane of the display panel. The charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel, and no display signal is displayed on the display electrode.

18. The method for driving a display panel according to claim 15, wherein: The display electrodes are reused as the test electrodes; The test electrode includes a hollow structure; In the display stage, providing a display signal to the display electrode includes: In the display stage, a display signal is provided to the display electrode to form a first electric field between the first substrate and the second substrate, and the charged particles in the plasma layer move under the first electric field to realize display; The step of stopping supplying the display signal to the display electrode and supplying the test signal to the test electrode during the cell thickness test phase includes: During the cell thickness test phase, the display signal is stopped from being provided to the display electrode, and a test signal is provided to the display electrode multiplexed as the test electrode, so that a second electric field is formed between the first substrate and the second substrate, and the charged particles in the plasma layer move under the second electric field and form an aggregation opening area in a direction perpendicular to the plane of the display panel.

Citation Information

Patent Citations

  • Display panel and display device

    CN111025815A

  • Display panel

    CN117518669A