Display panel and display device thereof

CN120712929APending Publication Date: 2025-09-26BOE TECHNOLOGY GROUP CO LTD +1
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202480000116.7
Authority / Receiving Office
CN · China
Patent Type
Applications(China)
Current Assignee / Owner
Filing Date
2024-01-25
Publication Date
2025-09-26

AI Technical Summary

Technical Problem

In the prior art, the density uniformity and arrangement of the spacer of the display panel at the bent parts are insufficient, resulting in a high risk of stress release, affecting product yield and the stability of the light emitting device.

Method used

In the bent parts of the display panel, non-uniform density spacer arrangement is adopted to reduce the density along the first direction and increase the density along the second direction. By adjusting the spacing and arrangement of the spacer, the number of stress release points is reduced, the support effect is enhanced and the risk of cracking of the insulating film layer is reduced.

Benefits of technology

It effectively reduces the risk of stress release in the bent parts, improves product yield, reduces the probability of failure of light-emitting devices, and improves the stability and reliability of the display panel.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN120712929A_ABST
    Figure CN120712929A_ABST
Patent Text Reader

Abstract

The display panel is provided with a display area, the display panel comprises at least one bending part, and the bending part can be bent along a bending shaft extending in a first direction. The display panel further comprises a plurality of sub-pixels and a plurality of first spacers. The plurality of sub-pixels are arranged in a plurality of rows and columns in the display area, the plurality of rows comprise at least two sub-pixels arranged in the first direction, and the plurality of columns comprise at least two sub-pixels arranged in the second direction. The first direction intersects the second direction. The plurality of first spacers are arranged among the plurality of sub-pixels and located at the bending part. The first spacers are arranged in multiple rows and multiple columns, the multiple rows comprise at least two first spacers arranged in the first direction, and the multiple columns comprise at least two first spacers arranged in the second direction. And the density of the first spacers arranged in the first direction is smaller than that of the first spacers arranged in the second direction.
Need to check novelty before this filing date? Find Prior Art

Description

Display panel and display device thereof Technical Field

[0001] The present disclosure relates to the field of display technology, and in particular to a display panel and a display device thereof. Background Art

[0002] With the rapid development of display technology, display devices have become increasingly ubiquitous in people's lives. Organic Light Emitting Diodes (OLEDs) are widely used in smart products such as mobile phones, televisions, and laptops due to their advantages such as self-luminescence, low power consumption, wide viewing angle, fast response, high contrast, and flexible display.

[0003] Public content

[0004] In one aspect, a display panel is provided. The display panel comprises a display area and includes at least one bending portion that is bendable along a bending axis extending in a first direction. The display panel further comprises a plurality of sub-pixels and a plurality of first spacers. The plurality of sub-pixels are arranged in a plurality of rows and columns in the display area, wherein the plurality of rows comprises at least two sub-pixels arranged along the first direction, and the plurality of columns comprises at least two sub-pixels arranged along a second direction. The first direction intersects the second direction.

[0005] The plurality of first spacers are disposed between the plurality of sub-pixels and located at the bent portion. The plurality of first spacers are arranged in multiple rows and columns, with the multiple rows including at least two first spacers arranged along the first direction, and the multiple columns including at least two first spacers arranged along the second direction. Furthermore, the first spacers are arranged at a density less than that in the second direction.

[0006] In some embodiments, the number of sub-pixels between any two adjacent first spacers in each row of the first spacers is greater than the number of sub-pixels between any two adjacent first spacers in each column of the first spacers.

[0007] In some embodiments, there are at least 4 sub-pixels between any two adjacent first spacers in each row, and at least 2 sub-pixels between any two adjacent first spacers in each column.

[0008] In some embodiments, the display panel further includes a non-bending portion connected to the bending portion. The display panel further includes a plurality of second spacers, the plurality of second spacers being disposed between the plurality of sub-pixels and located on the non-bending portion. The plurality of second spacers are arranged in multiple rows and columns, wherein the multiple rows include at least two second spacers arranged along the first direction, and the multiple columns include at least two second spacers arranged along the second direction. Furthermore, the density of the second spacers arranged in the first direction is less than or equal to the density of the second spacers arranged in the second direction.

[0009] The second spacers are arranged at a density greater than the first spacers in the first direction, and / or the second spacers are arranged at a density greater than or equal to the first spacers in the second direction.

[0010] In some embodiments, the number of the sub-pixels between any two adjacent second spacers in each row of the second spacers is equal to the number of the sub-pixels between any two adjacent second spacers in each column of the second spacers.

[0011] In some embodiments, along the second direction and from the bending portion to the non-bending portion, the non-bending portion includes a plurality of interconnected sub-portions. Of two adjacent sub-portions, the sub-portion farther from the bending portion is a first sub-portion, and the sub-portion closer to the bending portion is a second sub-portion.

[0012] The second spacers of the first subsection are arranged at a density greater than the second spacers of the adjacent second subsection in the first direction. And / or the second spacers of the first subsection are arranged at a density greater than or equal to the second spacers of the adjacent second subsection in the second direction.

[0013] In some embodiments, the subsection farthest from the bend among the multiple subsections is the third subsection, and the remaining subsections are the fourth subsections. In the third subsection, the number of subpixels between any two adjacent second spacers in each row of the second spacers is equal to the number of subpixels between any two adjacent second spacers in each column of the second spacers. And / or, in the fourth subsection, the number of subpixels between any two adjacent second spacers in each row of the second spacers is greater than the number of subpixels between any two adjacent second spacers in each column of the second spacers.

[0014] In some embodiments, the plurality of sub-pixels include a plurality of red sub-pixels, a plurality of green sub-pixels, and a plurality of blue sub-pixels. The plurality of red sub-pixels and the plurality of blue sub-pixels are arranged in a plurality of rows and columns, each row including a plurality of red sub-pixels and a plurality of blue sub-pixels staggered along the first direction, and each column including a plurality of red sub-pixels and a plurality of blue sub-pixels staggered along the second direction. The plurality of green sub-pixels are arranged in a plurality of rows and columns, and one green sub-pixel is provided between each two adjacent rows and columns of red sub-pixels and blue sub-pixels.

[0015] In some embodiments, in two adjacent rows of the first spacers, any one of the first spacers in one row is located between two adjacent first spacers in the other row.

[0016] In some embodiments, the number of the sub-pixels between two first spacers that belong to different rows and are adjacent to each other in the first direction is equal.

[0017] In some embodiments, the display panel includes a plurality of second spacers, and in two adjacent rows of the second spacers, any second spacer in one row of the second spacers is located between two adjacent second spacers in another row of the second spacers.

[0018] In some embodiments, the number of the sub-pixels between two second spacers that belong to different rows and are adjacent to each other in the first direction is equal.

[0019] In some embodiments, the geometric centers of the orthographic projections of two adjacent first spacers in the same row on the reference surface are connected to form a first virtual connecting line, and the first virtual connecting line intersects the first direction. The reference surface is a plane defined by the first and second directions. And / or, the geometric centers of the orthographic projections of two adjacent first spacers in the same column on the reference surface are connected to form a second virtual connecting line, and the second virtual connecting line intersects the second direction.

[0020] In some embodiments, the display panel includes a plurality of second spacers, wherein the geometric centers of the orthographic projections of two adjacent second spacers in the same row on a reference plane are connected to form a third virtual connecting line, and the third virtual connecting line intersects the first direction. The reference plane is a plane defined by the first and second directions. And / or, the geometric centers of the orthographic projections of two adjacent second spacers in the same column on the reference plane are connected to form a fourth virtual connecting line, and the fourth virtual connecting line intersects the second direction.

[0021] In some embodiments, the display panel further includes a peripheral area surrounding the display area, the peripheral area including four border areas and four corner areas connecting the four border areas. The four border areas include a first border area, a second border area, a third border area, and a fourth border area, respectively. Along the first direction, the first border area and the third border area are located on opposite sides of the display area; along the second direction, the second border area and the fourth border area are located on opposite sides of the display area.

[0022] The display panel also includes a voltage signal line and a plurality of third spacers. One end of the voltage signal line is located in the corner area at one end of the fourth frame area, and the other end passes through the first frame area, the second frame area and the third frame area, as well as the corner area between the first frame area, the second frame area and the third frame area, and stops at the corner area at the other end of the fourth frame area. The plurality of third spacers are arranged in the peripheral area. Moreover, in the first frame area, the second frame area, the third frame area and the four corner areas, the third spacers are arranged between the voltage signal line and the display area; in the fourth frame area, the third spacers are arranged between the boundary of the display area and the boundary of the fourth frame area.

[0023] In some embodiments, in any of the border areas or the corner areas, the plurality of third spacers include a plurality of intermediate spacers, and the plurality of intermediate spacers are arranged in multiple rows and columns, with multiple rows including at least two intermediate spacers arranged along the first direction, and multiple columns including at least two intermediate spacers arranged along the second direction. In the first border area and / or the third border area, a row of intermediate spacers is arranged in the same row as a row of the first spacers or a row of the second spacers. And / or, in the second border area and / or the fourth border area, a column of intermediate spacers is arranged in the same column as a column of the first spacers.

[0024] In some embodiments, in at least one of the border regions or the corner regions, the plurality of third spacers further include a plurality of peripheral spacers, and the plurality of peripheral spacers are arranged in a row along a target boundary. In the first border region, the second border region, the third border region, and the four corner regions, the target boundary is the boundary where the voltage signal line approaches the display region, and in the fourth border region, the target boundary is the boundary where the fourth border region is away from the display region.

[0025] In some embodiments, the distance between the peripheral spacer and the target boundary is less than or equal to 130 μm.

[0026] In some embodiments, the distance between any one of the third spacers and at least one of the third spacers is less than or equal to 130 μm; and / or the distance between at least one of the third spacers and the boundary of the display area is less than or equal to 130 μm.

[0027] In another aspect, a display device is provided, comprising the display panel according to any one of the above embodiments and a circuit board, wherein the circuit board is connected to the display panel. BRIEF DESCRIPTION OF THE DRAWINGS

[0028] To more clearly illustrate the technical solutions of the present disclosure, the following briefly introduces the drawings required for use in some embodiments of the present disclosure. Obviously, the drawings described below are only drawings of some embodiments of the present disclosure, and those skilled in the art can also derive other drawings based on these drawings. Furthermore, the drawings described below are schematic diagrams and are not intended to limit the actual dimensions of the products, actual processes of the methods, actual timing of signals, and the like involved in the embodiments of the present disclosure.

[0029] FIG1 is a structural diagram of a display device according to some embodiments;

[0030] FIG2 is a structural diagram of another display device according to some embodiments;

[0031] FIG3 is a structural diagram of another display device according to some embodiments;

[0032] FIG4 is a structural diagram of yet another display device according to some embodiments;

[0033] FIG5 is a cross-sectional view of the display device shown in FIG1 along section line AA;

[0034] FIG6 is a top view of a display panel according to some embodiments;

[0035] FIG7 is a cross-sectional view of a display panel according to some embodiments;

[0036] FIG8 is a partial enlarged view of a bent portion of a display panel according to some embodiments;

[0037] FIG9 is a diagram illustrating an arrangement of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0038] FIG10 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0039] FIG11 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0040] FIG12 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0041] FIG13 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0042] FIG14 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0043] FIG15 is another arrangement diagram of sub-pixels and spacers in a bent portion of a display panel according to some embodiments;

[0044] FIG16 is an arrangement diagram of sub-pixels and spacers corresponding to a bent portion and a non-bent portion of a display panel according to some embodiments;

[0045] FIG17 is an arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0046] FIG18 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0047] FIG19 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0048] FIG20 is an arrangement diagram of sub-pixels and spacers corresponding to a bent portion and a non-bent portion of another display panel according to some embodiments;

[0049] FIG21 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0050] FIG22 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0051] FIG23 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0052] FIG24 is another arrangement diagram of sub-pixels and spacers in a non-bending portion of a display panel according to some embodiments;

[0053] FIG25 is an arrangement diagram of sub-pixels and spacers in a border area of ​​a display panel according to some embodiments;

[0054] FIG. 26 is a diagram illustrating an arrangement of sub-pixels and spacers in a corner area of ​​a display panel according to some embodiments. DETAILED DESCRIPTION

[0055] The following will be combined with the accompanying drawings to clearly and completely describe the technical solutions in some embodiments of the present disclosure. Obviously, the embodiments described are only some embodiments of the present disclosure, not all embodiments. Based on the embodiments provided by the present disclosure, all other embodiments obtained by ordinary technicians in this field are within the scope of protection of the present disclosure.

[0056] In the description of the present disclosure, the terms "center", "up", "down", "left", "right", "inside", "outside", etc. indicate directions or positional relationships that may be based on the directions or positional relationships shown in the accompanying drawings, or may be based on the sequence of process steps. These terms are only used to facilitate the description of the present disclosure and simplify the description, and do not indicate or imply that the device or element referred to must have a specific direction, be constructed and operated in a specific direction. Therefore, they should not be understood as limitations on the present disclosure.

[0057] In the context of this disclosure, the meanings of “on,” “over,” and “over” should be interpreted in the broadest manner, so that “on” means not only “directly on something,” but also includes “on something” with intervening features or layers, and “over” or “over” means not only “over” or “above” something, but also includes “over” or “above” something with no intervening features or layers (i.e., directly on something).

[0058] Unless the context requires otherwise, throughout the specification and claims, the term "comprise" and its other forms, such as the third person singular form "comprises" and the present participle form "comprising", are to be interpreted as open and inclusive, that is, "including, but not limited to". In the description of the specification, the terms "one embodiment", "some embodiments", "exemplary embodiments", "example", "specific example" or "some examples" are intended to indicate that the particular features, structures, materials or characteristics associated with the embodiment or example are included in at least one embodiment or example of the present disclosure. The schematic representation of the above terms does not necessarily refer to the same embodiment or example. In addition, the particular features, structures, materials or characteristics may be included in any one or more embodiments or examples in any appropriate manner.

[0059] In the following, the terms "first" and "second" are used for descriptive purposes only and should not be understood to indicate or imply relative importance or implicitly specify the number of the technical features indicated. Therefore, a feature defined as "first" or "second" may explicitly or implicitly include one or more of the features. In the description of the embodiments of the present disclosure, unless otherwise specified, "plurality" means two or more.

[0060] When describing some embodiments, the word "connected" and its derivatives may be used. The term "connected" should be understood broadly. For example, "connected" can mean mechanical or electrical connection; fixed or removable connection; or integral connection; direct connection or indirect connection through an intermediary; or internal communication between two components. Those skilled in the art will understand the specific meanings of the above terms in this document based on the specific circumstances.

[0061] “At least one of A, B and C” has the same meaning as “at least one of A, B or C” and both include the following combinations of A, B and C: A only, B only, C only, the combination of A and B, the combination of A and C, the combination of B and C, and the combination of A, B and C.

[0062] “A and / or B” includes the following three combinations: A only, B only, and a combination of A and B.

[0063] As used herein, "about," "substantially," or "approximately" includes the stated value and an average value that is within an acceptable range of deviation from the particular value as determined by one of ordinary skill in the art taking into account the measurements in question and the errors associated with the measurement of the particular quantity (i.e., the limitations of the measurement system).

[0064] As used herein, "parallel", "perpendicular", and "equal" include the situations described and situations similar to the situations described, and the range of the similar situations is within an acceptable deviation range, wherein the acceptable deviation range is as determined by a person of ordinary skill in the art taking into account the measurement in question and the errors associated with the measurement of the specific quantity (i.e., the limitations of the measurement system). For example, "parallel" includes absolute parallelism and approximate parallelism, wherein the acceptable deviation range of approximate parallelism can be, for example, a deviation within 5°; "perpendicular" includes absolute perpendicularity and approximate perpendicularity, wherein the acceptable deviation range of approximate perpendicularity can also be, for example, a deviation within 5°. "Equal" includes absolute equality and approximate equality, wherein the acceptable deviation range of approximate equality can be, for example, that the difference between the two equals is less than or equal to 5% of either one.

[0065] It will be understood that when a layer or element is referred to as being on another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may be present therebetween.

[0066] Exemplary embodiments are described herein with reference to cross-sectional and / or plan views that are idealized exemplary drawings. In the drawings, the thicknesses of layers and regions are exaggerated for clarity. Therefore, variations in shape relative to the drawings due to, for example, manufacturing techniques and / or tolerances are contemplated. Therefore, the exemplary embodiments should not be construed as limited to the shapes of the regions shown herein, but rather include deviations in shape due to, for example, manufacturing. For example, an etched region shown as a rectangle will typically have curved features. Therefore, the regions shown in the drawings are schematic in nature, and their shapes are not intended to illustrate the actual shape of regions of the device and are not intended to limit the scope of the exemplary embodiments.

[0067] The transistors used in the embodiments of the present disclosure may be thin film transistors (TFTs), field effect transistors (MOSs), or other switching devices with the same characteristics. The embodiments of the present disclosure are described using thin film transistors as examples.

[0068] The term "opposite" means that the first element may be directly or indirectly opposite to the second element. In the case where a third element is interposed between the first and second elements, the first and second elements may be understood to be indirectly opposite to each other although they are still opposite to each other.

[0069] As shown in FIG. 1 , some embodiments of the present disclosure provide a display device 1000 , which may be any device that displays an image, whether in motion (eg, video) or stationary (eg, still image), and whether textual or graphic.

[0070] Exemplarily, the display device 1000 can be any product or component with a display function, such as a television, a laptop computer, a tablet computer, a mobile phone, a personal digital assistant (PDA), a navigator, a car display, a flight display, a wearable device, a virtual reality (VR) device, a projector, an electronic billboard or signboard, etc.

[0071] For example, as shown in FIG1 , the display device 1000 may be a portable display product; for example, the display device 1000 may be the mobile phone shown in FIG1 . For another example, referring to FIG2 , the display device 1000 may be a wearable device; for example, the display device 1000 may be the watch shown in FIG2 .

[0072] It should be noted that, depending on different application scenarios, the shape of the display surface of the display device 1000 can be any one of a circle, an ellipse, a polygon or an irregular shape, which is not specifically limited in the embodiments of the present disclosure.

[0073] In some embodiments, referring to FIG. 3 , the display device 1000 may be a curved display device. The display device 1000 includes a display panel 100. The display panel 100 may include, for example, two opposing bending portions 110 and a non-bending portion 120 located between the two bending portions 110. Each bending portion 110 is bendable along a bending axis Z extending in a first direction X. The bending portion 110 is a bendable portion of the display panel 100, while the non-bending portion 120 is a non-bending portion of the display panel 100.

[0074] It should be noted that the display panel 100 may also include only one bending portion 110 and no non-bending portion 120, that is, the display surface of the display panel 100 is a continuous curved surface and there is no flat surface. The embodiment of the present disclosure does not make specific limitations here.

[0075] In other embodiments, as shown in FIG4 , the display device 1000 may be a foldable display device. The display device 1000 includes a display panel 100 . The display panel 100 may include, for example, two non-bending portions 120 disposed opposite each other and a bending portion 110 located between the two non-bending portions 120 . The bending portion 110 may be bent along a bending axis Z extending in a first direction X, such that surfaces on the same side of the two non-bending portions 120 are bonded to each other.

[0076] Below, some embodiments of the present disclosure are schematically described by taking the display device 1000 as a foldable display device as an example. However, the implementation of the present disclosure is not limited to this, and any other display device 1000 including a bending portion 110 can also be considered, as long as the same technical concept is applied.

[0077] In some embodiments, as shown in FIG5 , the display device 1000 may further include a housing 200 , a cover plate 300 , a circuit board 400 , and other electronic components. The display panel 100 and the circuit board 400 may be disposed within the housing 200 .

[0078] For example, as shown in FIG5 , the shell 200 may be a box-shaped structure with an opening, the display panel 100 and the circuit board 400 may be disposed in the shell 200 , and the cover plate 300 may be disposed on a side of the display panel 100 displaying the image and located at the opening of the shell 200 .

[0079] It is understandable that the display panel 100 may be of various types and may be selected according to actual needs.

[0080] For example, the display panel 100 may be an organic light emitting diode (OLED) display panel, a quantum dot light emitting diode (QLED) display panel, etc., which is not specifically limited in the embodiments of the present disclosure.

[0081] The following takes the display panel 100 as an OLED display panel as an example to schematically illustrate some embodiments of the present disclosure, but the implementation of the present disclosure is not limited to this, and any other display panel 100 can also be considered as long as the same technical concept is applied.

[0082] In some embodiments, referring to FIG. 6 , a display panel 100 includes a display area A and a peripheral area B disposed on at least one side of the display area A. The display area A is a region for displaying images and is configured to house a plurality of sub-pixels P. The peripheral area B is a region for not displaying images and is configured to house display driver circuits and circuit traces, such as gate driver circuits and source driver circuits.

[0083] Exemplarily, referring to FIG. 6 and FIG. 7 , the display panel 100 includes a substrate 11 and a plurality of sub-pixels P disposed on one side of the substrate 11 and located in a display area A.

[0084] As shown in FIG6 , a plurality of sub-pixels P may be arranged in a plurality of rows and columns in a display area A, wherein the plurality of rows include at least two sub-pixels P arranged along a first direction X, and the plurality of columns include at least two sub-pixels P arranged along a second direction Y. For example, each row includes at least two sub-pixels P arranged along the first direction X, and each column includes at least two sub-pixels P arranged along the second direction Y. The first direction X intersects the second direction Y, for example, the first direction X is perpendicular to the second direction Y.

[0085] Some embodiments of the present disclosure are schematically described below by taking the perpendicularity between the first direction X and the second direction Y as an example, but the embodiments of the present disclosure are not limited thereto.

[0086] Furthermore, the plurality of sub-pixels P may include, for example, a plurality of sub-pixels P emitting different luminous colors, and the plurality of sub-pixels P emitting different luminous colors interact with each other to achieve full-color display. For example, the plurality of sub-pixels P may include a red sub-pixel R emitting red luminous color, a blue sub-pixel B emitting blue luminous color, and a green sub-pixel G emitting green luminous color.

[0087] It is understandable that when achieving full-color display, the arrangement of the red sub-pixels R, the blue sub-pixels B, and the green sub-pixels G is not unique.

[0088] For example, as shown in FIG6 , a plurality of red sub-pixels R and a plurality of blue sub-pixels B are arranged in an array of multiple rows and columns, with each row including a plurality of red sub-pixels R and a plurality of blue sub-pixels B staggered along a first direction X, and each column including a plurality of red sub-pixels R and a plurality of blue sub-pixels B staggered along a second direction Y. A plurality of green sub-pixels G are arranged in an array of multiple rows and columns, with one green sub-pixel G positioned between each of two adjacent rows and columns of red sub-pixels R and blue sub-pixels B. In this case, the red sub-pixels R, blue sub-pixels B, and green sub-pixels G are arranged in a first arrangement. Arranging the red sub-pixels R, blue sub-pixels B, and green sub-pixels G in the first arrangement results in a more detailed display and a better display quality.

[0089] It should be noted that the geometric centers of the sub-pixels P in the same row can be distributed on multiple parallel straight lines, and the first direction X is parallel to the straight lines. The geometric centers of the sub-pixels P in the same column can be distributed on multiple parallel straight lines, and the second direction Y is parallel to the straight lines.

[0090] Below, some embodiments of the present disclosure are schematically illustrated by taking multiple sub-pixels P including red sub-pixels R, blue sub-pixels B and green sub-pixels G, and arranged in the first arrangement as an example. However, the implementation methods of the present disclosure are not limited to this, and any other arrangements can also be considered as long as the same technical concept is applied.

[0091] In some embodiments, referring to Figures 6 and 7 , a subpixel P includes a light-emitting device 20 and a pixel circuit 30. The pixel circuit 30 includes multiple transistors 31. The transistor 31 includes an active layer 311, a source 312, a drain 313, and a gate 314. The source 312 and the drain 313 are respectively in contact with the active layer 311. The light-emitting device 20 includes a first electrode 21, a light-emitting functional layer 22, and a second electrode 23. The first electrode 21 is electrically connected to the source 312 or the drain 313 of a transistor 31. Figure 7 illustrates the connection between the first electrode 21 and the source 312 of the transistor 31.

[0092] It should be noted that the source 312 and the drain 313 can be interchanged, that is, 312 in FIG. 7 represents the drain, and 313 in the figure represents the source.

[0093] It should be understood that the film layer structure forming the pixel circuit 30 in the display panel 100 is not unique. For example, as shown in FIG7 , along a direction perpendicular to and away from the substrate 11, the display panel 100 includes, in sequence, a first semiconductor layer ACT1, a first gate insulating layer GI1, a first gate conductive layer GT1, a first interlayer insulating layer ILD1, a second gate conductive layer GT2, a second gate insulating layer GI2, a second semiconductor layer ACT2, a third gate insulating layer GI3, a third gate conductive layer GT3, a second interlayer insulating layer ILD2, a first source-drain conductive layer SD1, a first planar layer PLN1, a second source-drain conductive layer SD2, and a second planar layer PLN2.

[0094] It should be noted that, depending on the structure of different pixel circuits 30 and product design requirements, the number of the above-mentioned semiconductor layers, conductive layers and insulating layers may be increased or decreased accordingly, and the embodiments of the present disclosure do not specifically limit this.

[0095] In some embodiments, referring to FIG. 7 , the display panel 100 further includes an encapsulation layer 40 , which covers the light emitting device 20 to reduce the risk of failure of the light emitting device 20 due to water and oxygen corrosion.

[0096] For example, as shown in FIG. 7 , the encapsulation layer 40 may include a first inorganic encapsulation layer 41 , an organic encapsulation layer 42 , and a second inorganic encapsulation layer 43 arranged in sequence. The organic encapsulation layer 42 is located on a side of the first inorganic encapsulation layer 41 away from the light emitting device 20 .

[0097] In some embodiments, referring to FIG. 7 , the display panel 100 further includes a pixel defining layer 13 and a plurality of spacers 50. The pixel defining layer 13 defines a plurality of pixel openings 131, and a light-emitting device 20 is located within each pixel opening 131. The plurality of spacers 50 are disposed between the pixel defining layer 13 and the encapsulation layer 40 and are located in the region between the plurality of light-emitting devices 20. Thus, during the process of manufacturing the display panel 100, the spacers 50 can support the mask, reducing the risk of scratches caused by direct contact between the mask and the pixel defining layer 13 or the light-emitting device 20, thereby affecting the display effect.

[0098] The distance between the spacer 50 and the pixel opening 131 may be greater than or equal to 10 μm, for example, to prevent the spacer 50 from blocking the light output of the light emitting device 20 and causing a decrease in light output efficiency.

[0099] It should be noted that the shape of the spacer 50 can be any one of a prism, a cylinder, a pyramid, a cone, a hemisphere, a truncated pyramid, a frustum, and the like, and the embodiment of the present disclosure does not specifically limit this.

[0100] In some related technologies, spacers are evenly arranged in the display area of ​​the display panel, and the distance between two adjacent spacers arranged in a direction parallel to the bending axis (first direction) is equal to the distance between two adjacent spacers arranged in a direction perpendicular to the bending axis (second direction) to achieve better supporting effect; that is, the density of spacers arranged in a direction parallel to the bending axis is equal to the density of spacers arranged in a direction perpendicular to the bending axis.

[0101] It should be noted that the density of the spacers arranged in the first direction can be understood as the number of spacers arranged in a row along the first direction at a set length, and the density of the spacers arranged in the second direction can be understood as the number of spacers arranged in a column along the second direction at a set length.

[0102] However, in the bend and the area adjacent to the bend, the compressive stress at the edge of the spacer is greater the closer it is to the bend axis. The edge of the spacer refers to the boundary of the surface of the spacer at one end away from the substrate. When the compressive stress at the edge of the spacer accumulates to a certain extent, stress release will occur. The stress release process will cause the adjacent insulating film layer (such as the first inorganic encapsulation layer) to crack, causing water and oxygen to corrode the light-emitting device along the cracked gap, causing the light-emitting device to fail.

[0103] Based on this, some embodiments of the present disclosure provide a display panel 100 , referring to FIG. 6 , FIG. 8 and FIG. 9 , the display panel 100 includes a plurality of first spacers 51 , which are disposed between the plurality of sub-pixels P and located at the bending portion 110 .

[0104] The plurality of first spacers 51 are arranged in multiple rows and columns, with the rows including at least two first spacers 51 arranged along the first direction X, and the columns including at least two first spacers 51 arranged along the second direction Y. For example, each row includes at least two first spacers 51 arranged along the first direction X, and each column includes at least two first spacers 51 arranged along the second direction Y. Furthermore, the first spacers 51 are arranged at a lower density in the first direction X than in the second direction Y.

[0105] It should be understood that the closer the edge of the first spacer 51 is to the bending axis Z, the greater the compressive stress it is subjected to, and the greater the risk of stress release. Based on this, by reducing the density of the first spacers 51 arranged along the first direction X and increasing the density of the first spacers 51 arranged along the second direction Y, the total density of the first spacers 51 in the bending portion 110 can be kept unchanged or slightly reduced, that is, when the first spacers 51 provide good support for the mask used in the process, the number of first spacers 51 with a greater risk of stress release can be reduced, thereby reducing stress release points, reducing the risk of cracking of the insulating film layer adjacent to the first spacer 51 (such as the first inorganic encapsulation layer 41 in Figure 7), reducing the risk of failure of the light-emitting device 20 (see Figure 7), and improving product yield.

[0106] In some embodiments, referring to FIG. 8 and FIG. 9 , the number of sub-pixels P between any two adjacent first spacers 51 in each row of first spacers 51 is greater than the number of sub-pixels P between any two adjacent first spacers 51 in each column of first spacers 51 .

[0107] Based on this, by increasing the spacing between adjacent first spacers 51 along the first direction X and reducing the spacing between first spacers 51 arranged along the second direction Y, the number of first spacers 51 with a greater risk of stress release can be further reduced while the supported area of ​​the four adjacent first spacers 51 (two first spacers 51 arranged in the first direction X and two first spacers 51 arranged in the second direction Y) remains unchanged or slightly increases, that is, when the first spacers 51 provide good support for the mask plate used in the process, thereby further reducing the stress release points, reducing the risk of cracking of the insulating film layer (for example, the first inorganic encapsulation layer 41) adjacent to the first spacers 51, reducing the risk of failure of the light-emitting device 20 (see Figure 7), and improving the product yield.

[0108] 9 , 10 , 11 and 12 , there are at least four sub-pixels P between any two adjacent first spacers 51 in each row of first spacers 51 , and at least two sub-pixels P between any two adjacent first spacers 51 in each column of first spacers 51 .

[0109] For example, as shown in FIG9 , there are four sub-pixels between any two adjacent first spacers 51 in each row of first spacers 51 , and there are two sub-pixels between any two adjacent first spacers 51 in each column of first spacers 51 .

[0110] For example, as shown in FIG10 , there are 6 sub-pixels between any two adjacent first spacers 51 in each row of first spacers 51 , and there are 4 sub-pixels between any two adjacent first spacers 51 in each column of first spacers 51 .

[0111] 11 , there are 6 sub-pixels between any two adjacent first spacers 51 in each row of first spacers 51 , and there are 2 sub-pixels between any two adjacent first spacers 51 in each column of first spacers 51 .

[0112] 12 , there are 8 sub-pixels between any two adjacent first spacers 51 in each row of first spacers 51 , and there are 2 sub-pixels between any two adjacent first spacers 51 in each column of first spacers 51 .

[0113] In the following, some embodiments of the present disclosure are schematically described by taking the example that there are four sub-pixels between any two adjacent first spacers 51 in each row and two sub-pixels between any two adjacent first spacers 51 in each column, but the embodiments of the present disclosure are not limited thereto.

[0114] Since the arrangement of the plurality of sub-pixels P is the first arrangement, the first spacers 51 in two adjacent rows may be staggered or located in the same column.

[0115] In some embodiments, referring to Figures 13 and 14 , in two adjacent rows of first spacers 51, any first spacer 51 in one row is located in the same column as a first spacer 51 in the other row. That is, four first spacers 51 arranged in two adjacent rows and two columns form a minimum repeating unit, and the line connecting the geometric centers of the four first spacers 51 is roughly rectangular.

[0116] For example, as shown in FIG13 , along the first direction X, the first spacer 51 is located between two adjacent green sub-pixels G; along the second direction Y, the first spacer 51 is located between adjacent red sub-pixels R and blue sub-pixels B. In this case, if any first spacer 51 in a row of first spacers 51 is located in the same column as a first spacer 51 in another row of first spacers 51, there is a row of green sub-pixels G between every two adjacent rows of first spacers 51, and no first spacer 51 is provided between these green sub-pixels G.

[0117] For example, as shown in FIG14 , along the first direction X, the first spacer 51 is located between the red sub-pixel R and the blue sub-pixel B; along the second direction Y, the first spacer 51 is located between two adjacent green sub-pixels G. In this case, if any first spacer 51 in a row of first spacers 51 is located in the same column as a first spacer 51 in another row of first spacers 51, there is a row of staggered red sub-pixels R and blue sub-pixels B between every two adjacent rows of first spacers 51, and no first spacer 51 is provided between the red sub-pixel R and the blue sub-pixel B.

[0118] In other embodiments, referring to Figures 8 and 9 , in two adjacent rows of first spacers 51, along the first direction X, any first spacer 51 in one row of first spacers 51 is located between two adjacent first spacers 51 in the other row of first spacers 51. That is, the first spacers 51 in the two adjacent rows are staggered.

[0119] For example, as shown in FIG8 , along the first direction X, the first spacer 51 is located between two adjacent green sub-pixels G; along the second direction Y, the first spacer 51 is located between adjacent red sub-pixels R and blue sub-pixels B. In this case, when the first spacers 51 are staggered in two adjacent rows, a first spacer 51 is provided between two adjacent green sub-pixels G in each row of green sub-pixels G.

[0120] On this basis, the number of sub-pixels P between two first spacers 51 that belong to different rows and are adjacent in the first direction X is equal, so that the force supporting the mask plate is distributed more evenly, thereby reducing the risk of stress release at the edges of the first spacers 51 and causing cracks in the adjacent insulating film layers.

[0121] For example, as shown in FIG. 8 , in two adjacent rows of first spacers 51 , two green sub-pixels G exist between one first spacer 51 in one row and two adjacent first spacers 51 in the other row in the first direction X.

[0122] At this time, when the line connecting the geometric center of the first spacer 51 and the geometric center of the adjacent sub-pixel P is approximately parallel to the first direction X or approximately parallel to the second direction Y, the geometric center of two first spacers 51 in a row is connected to the geometric center of two adjacent first spacers 51 located between the two first spacers 51, forming a first shape S1, which is a diamond shape. This can further evenly distribute the force supporting the mask plate, thereby further reducing the risk of stress release at the edges of the first spacers 51, which may cause cracking of the adjacent insulating film layer. It should be noted that the acceptable deviation range of approximately parallelism can be, for example, a deviation within 5°.

[0123] For example, as shown in FIG9 , along the first direction X, the first spacer 51 is located between adjacent red sub-pixels R and blue sub-pixels B; along the second direction Y, the first spacer 51 is located between two adjacent green sub-pixels G. In this case, when the first spacers 51 are staggered in two adjacent rows, a first spacer 51 is provided between adjacent red sub-pixels R and blue sub-pixels B in each staggered row.

[0124] On this basis, the number of sub-pixels P between two first spacers 51 that belong to different rows and are adjacent in the first direction X is equal, so that the force supporting the mask plate is distributed more evenly, thereby reducing the risk of stress release at the edges of the first spacers 51 and causing cracks in the adjacent insulating film layers.

[0125] For example, as shown in FIG9 , in two adjacent rows of first spacers 51 , a red sub-pixel R and a blue sub-pixel B exist between one first spacer 51 in one row and two adjacent first spacers 51 in the other row in the first direction X.

[0126] At this time, when the line connecting the geometric center of the first spacer 51 and the geometric center of the adjacent sub-pixel P is approximately parallel to the first direction X or approximately parallel to the second direction Y, the geometric center of two first spacers 51 in a row is connected to the geometric center of two adjacent first spacers 51 located between the two first spacers 51, forming a second shape S2, which is a diamond shape. This can further evenly distribute the force supporting the mask plate, thereby further reducing the risk of stress release at the edge of the first spacer 51, which may cause cracking of the adjacent insulating film layer. It should be noted that the acceptable deviation range of approximately parallelism can be, for example, a deviation within 5°.

[0127] In some embodiments, referring to FIG. 15 , the geometric centers of the orthographic projections of two adjacent first spacers 51 in the same row on the reference plane are connected to form a first virtual connection line L1, which intersects the first direction X. Furthermore, / or, the geometric centers of the orthographic projections of two adjacent first spacers 51 in the same column on the reference plane are connected to form a second virtual connection line L2, which intersects the second direction Y. The reference plane is a plane defined by the first direction X and the second direction Y.

[0128] In this case, the geometric centers of two adjacent first spacers 51 in the same row and / or column are staggered, which can make the support force of the support mask plate more evenly distributed, so that the first spacers 51 can provide a better support effect. In addition, the geometric centers of two adjacent first spacers 51 in the same row are staggered, which can also reduce the compressive stress on the edges of the first spacers 51 during the bending process, reducing the risk of stress release at the edges of the first spacers 51 causing cracks in the adjacent insulating film layer.

[0129] In some embodiments, referring to Figures 6, 16, and 17, the display panel 100 further includes a non-bending portion 120 connected to the bending portion 110. Furthermore, the display panel 100 further includes a plurality of second spacers 52 disposed between the plurality of sub-pixels P and located on the non-bending portion 120.

[0130] The plurality of second spacers 52 are arranged in multiple rows and columns, with the rows comprising at least two second spacers 52 arranged along the first direction X, and the columns comprising at least two second spacers 52 arranged along the second direction Y. For example, each row comprises at least two second spacers 52 arranged along the first direction X, and each column comprises at least two second spacers 52 arranged along the second direction Y. Furthermore, the arrangement density of the second spacers 52 in the first direction X is greater than the arrangement density of the first spacers 51 in the first direction X; and / or, the arrangement density of the second spacers 52 in the second direction Y is greater than or equal to the arrangement density of the first spacers 51 in the second direction Y. Figure 16 illustrates an example in which the arrangement density of the second spacers 52 in the first direction X is greater than the arrangement density of the first spacers 51 in the first direction X, and the arrangement density of the second spacers 52 in the second direction Y is equal to the arrangement density of the first spacers 51 in the second direction Y.

[0131] It should be understood that the bending stress of the bent portion 110 is greater than the bending stress of the non-bending portion 120. Based on this, compared with the bent portion 110, the density of the second spacers 52 of the non-bending portion 120 in the first direction X can be increased. Moreover, the density of the second spacers 52 of the non-bending portion 120 in the second direction Y can be increased or kept unchanged, and the specific selection can be made according to actual conditions. At this time, the density of the second spacers 52 can be increased to increase the support area for the mask plate, enhance the support effect of the spacers 50 on the mask plate, and reduce the risk of electrostatic discharge caused by the close distance between the mask plate and the first electrode 21 of the light-emitting device 20 below.

[0132] In addition, referring to FIG. 18 and FIG. 19 , the density of the second spacers 52 arranged in the first direction X may be less than or equal to the density of the second spacers 52 arranged in the second direction Y. As shown in FIG.

[0133] In some examples, referring to FIG. 17 , the second spacers 52 are arranged at a density in the first direction X equal to a density in the second direction Y.

[0134] For example, referring to Figure 17, the number of sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 is equal to the number of sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52. The second spacers 52 are evenly arranged, and the support effect on the mask plate is better, reducing the risk of electrostatic discharge caused by the close distance between the mask plate and the first electrode 21 (see Figure 7) of the light-emitting device 20 (see Figure 7) below.

[0135] For example, as shown in FIG17 , there are two sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 , and there are two sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52 .

[0136] In other examples, referring to FIG. 18 and FIG. 19 , the second spacers 52 are arranged at a density in the first direction X that is lower than the density in the second direction Y.

[0137] It should be understood that although the non-bending portion 120 is the non-bending portion of the display panel 100, there is still a large bending stress in the part of the non-bending portion 120 close to the bending portion 110, and the edge of the second spacer 52 in the part of the non-bending portion 120 close to the bending portion 110 is still subjected to a large compressive stress.

[0138] Based on this, by reducing the density of the second spacers 52 arranged along the first direction X and increasing the density of the second spacers 52 arranged along the second direction Y, the total density of the second spacers 52 can be kept unchanged or slightly reduced, that is, when the second spacers 52 provide good support for the mask plate used in the process, so that the number of second spacers 52 with a greater risk of stress release can be reduced, thereby reducing stress release points, reducing the risk of cracking of the insulating film layer adjacent to the first spacer 51 (for example, the first inorganic packaging layer 41), reducing the risk of failure of the light-emitting device 20, and improving product yield.

[0139] For example, referring to Figures 18 and 19, the number of sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 is greater than the number of sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52. This can greatly reduce the number of second spacers 52 with a greater risk of stress release, thereby further reducing stress release points, reducing the risk of cracking of adjacent insulating film layers (such as the first inorganic encapsulation layer 41), and improving product yield.

[0140] For example, as shown in FIG18 , there are four sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 , and two sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52 .

[0141] 19 , there are six sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 , and two sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52 .

[0142] In some embodiments, referring to FIG. 20 , along the second direction Y, and from the bending portion 110 toward the non-bending portion 120 , the non-bending portion 120 includes a plurality of sub-portions 121 connected to each other.

[0143] At this time, along the second direction Y, and from the bending portion 110 to the non-bending portion 120, the bending stress of the plurality of sub-portions 121 decreases sequentially. In other words, the risk of stress release at the edge of the second spacer 52 is higher when the sub-portion 121 is closer to the bending portion 110.

[0144] On this basis, of the two adjacent sub-sections 121, the sub-section 121 farther from the bent portion 110 is the first sub-section 1211, and the sub-section 121 closer to the bent portion 110 is the second sub-section 1212. The density of the second spacers 52 of the first sub-section 1211 in the first direction X is greater than the density of the second spacers 52 of the adjacent second sub-section 1212 in the first direction X.

[0145] That is to say, along the second direction Y, the closer to the sub-portion 121 of the bending portion 110, the fewer the second spacers 52 are arranged in the first direction X. This can reduce the number of second spacers 52 with a greater risk of stress release, reduce stress release points, reduce the risk of cracking of adjacent insulating film layers (such as the first inorganic packaging layer 41), and improve product yield.

[0146] In addition, referring to FIG. 20 , the arrangement density of the second spacers 52 in the first sub-portion 1211 in the second direction Y is greater than or equal to the arrangement density of the second spacers 52 in the second direction Y in the adjacent second sub-portion 1212 .

[0147] For example, referring to FIG. 20 , along the second direction Y, the density of the second spacers 52 arranged in the second direction Y may also remain constant, that is, the density of the second spacers 52 arranged in the second direction Y of the first sub-section 1211 is equal to the density of the second spacers 52 arranged in the second direction Y of the adjacent second sub-section 1212. This can provide good support for the mask plate and reduce the risk of static electricity discharge caused by the close distance between the mask plate and the first electrode 21 of the light-emitting device 20 below.

[0148] In some embodiments, referring to FIG20 , the sub-portion 121 farthest from the bending portion 110 among the multiple sub-portions 121 is a third sub-portion 1213, and the remaining sub-portions 121 are fourth sub-portions 1214. The third sub-portion 1213 is not subjected to bending stress or is subjected to relatively small bending stress, while the fourth sub-portion 1214 is subjected to relatively large bending stress.

[0149] In some examples, referring to FIG. 20 , in the third sub-portion 1213 , the number of sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 is equal to the number of sub-pixels P between any two adjacent second spacers 52 in each column of second spacers 52 . In this way, the second spacers 52 are evenly arranged, which can provide good support for the mask plate and reduce the risk of electrostatic discharge caused by the mask plate being close to the first electrode 21 of the light-emitting device 20 below.

[0150] In some examples, referring to FIG. 20 , in the fourth sub-portion 1214 , the number of sub-pixels P between any two adjacent second spacers 52 in each row of second spacers 52 is greater than the number of sub-pixels between any two adjacent second spacers 52 in each column of second spacers 52 .

[0151] In this way, by reducing the density of the second spacers 52 arranged along the first direction X and increasing the density of the second spacers 52 arranged along the second direction Y, the number of second spacers 52 with a greater risk of stress release can be reduced while the total density of the second spacers 52 in the fourth sub-section 1214 remains unchanged or slightly reduced, thereby reducing the stress release points, reducing the risk of cracking of adjacent insulating film layers (such as the first inorganic encapsulation layer 41), reducing the risk of failure of the light-emitting device 20, and improving product yield.

[0152] Since the arrangement of the plurality of sub-pixels P is the first arrangement, the second spacers 52 in two adjacent rows may be staggered or located in the same column.

[0153] In the following, some embodiments of the present disclosure are schematically described by taking the case where two sub-pixels exist between any two adjacent second spacers 52 in each row and each column of second spacers 52 as an example, but the embodiments of the present disclosure are not limited thereto.

[0154] In some embodiments, referring to Figures 17 and 21 , in two adjacent rows of second spacers 52, any second spacer 52 in one row is located in the same column as a second spacer 52 in the other row. That is, four second spacers 52 arranged in two adjacent rows and two columns form a minimum repeating unit, and the line connecting the geometric centers of the four second spacers 52 forms a roughly square.

[0155] For example, as shown in FIG17 , along the first direction X, the second spacer 52 is located between two adjacent green sub-pixels G; along the second direction Y, the second spacer 52 is located between adjacent red sub-pixels R and blue sub-pixels B. In this case, if any second spacer 52 in a row of second spacers 52 is located in the same column as a second spacer 52 in another row of second spacers 52, there is a row of green sub-pixels G between every two adjacent rows of second spacers 52, and no second spacer 52 is provided between these green sub-pixels G.

[0156] For example, as shown in FIG21 , along the first direction X, the second spacer 52 is located between the red sub-pixel R and the blue sub-pixel B; along the second direction Y, the second spacer 52 is located between two adjacent green sub-pixels G. In this case, if any second spacer 52 in a row of second spacers 52 is located in the same column as a second spacer 52 in another row of second spacers 52, there is a row of staggered red sub-pixels R and blue sub-pixels B between every two adjacent rows of second spacers 52, and no second spacer 52 is provided between the red sub-pixel R and the blue sub-pixel B.

[0157] In other embodiments, referring to Figures 22 and 23 , in two adjacent rows of second spacers 52, along the first direction X, any second spacer 52 in one row of second spacers 52 is located between two adjacent second spacers 52 in the other row of second spacers 52. That is, the second spacers 52 in the two adjacent rows are staggered.

[0158] For example, as shown in FIG22 , along the first direction X, the second spacer 52 is located between two adjacent green sub-pixels G; along the second direction Y, the second spacer 52 is located between adjacent red sub-pixels R and blue sub-pixels B. In this case, when the second spacers 52 in two adjacent rows are staggered, in each row of green sub-pixels G, a second spacer 52 is provided between two adjacent green sub-pixels G.

[0159] On this basis, the number of sub-pixels P between two second spacers 52 that belong to different rows and are adjacent in the first direction X is equal, so that the force supporting the mask plate is distributed more evenly, thereby reducing the risk of stress release at the edges of the second spacers 52 and causing cracks in the adjacent insulating film layers.

[0160] For example, as shown in FIG. 22 , in two adjacent rows of second spacers 52 , a green sub-pixel G exists between one second spacer 52 in one row and two adjacent second spacers 52 in the other row in the first direction X.

[0161] At this time, when the line connecting the geometric center of the second spacer 52 and the geometric center of the adjacent sub-pixel P is approximately parallel to the first direction X or approximately parallel to the second direction Y, the geometric center of two second spacers 52 in a row is connected to the geometric center of two second spacers 52 located between and adjacent to the two second spacers 52, forming a third shape S3, which is a diamond shape. This can further evenly distribute the force supporting the mask plate, thereby further reducing the risk of stress release at the edges of the second spacers 52, which may cause cracking of the adjacent insulating film layer. It should be noted that the acceptable deviation range of approximately parallelism can be, for example, a deviation within 5°.

[0162] For example, as shown in FIG23 , along the first direction X, the second spacer 52 is located between adjacent red sub-pixels R and blue sub-pixels B; along the second direction Y, the second spacer 52 is located between two adjacent green sub-pixels G. In this case, when the second spacers 52 are staggered in two adjacent rows, a second spacer 52 is provided between adjacent red sub-pixels R and blue sub-pixels B in each staggered row.

[0163] On this basis, the number of sub-pixels P between two second spacers 52 that belong to different rows and are adjacent in the first direction X is equal, so that the force supporting the mask plate is distributed more evenly, thereby reducing the risk of stress release at the edges of the second spacers 52 and causing cracks in the adjacent insulating film layers.

[0164] For example, as shown in FIG23 , in two adjacent rows of second spacers 52 , a red sub-pixel R or a blue sub-pixel B exists between one second spacer 52 in one row and two adjacent second spacers 52 in the other row in the first direction X.

[0165] At this time, when the line connecting the geometric center of the second spacer 52 and the geometric center of the adjacent sub-pixel P is approximately parallel to the first direction X or approximately parallel to the second direction Y, the geometric center of two second spacers 52 in a row is connected to the geometric center of two second spacers 52 located between and adjacent to the two second spacers 52, forming a fourth shape S4, which is a diamond shape. This can further evenly distribute the force supporting the mask plate, thereby further reducing the risk of stress release at the edges of the second spacers 52, which may cause cracking of the adjacent insulating film layer. It should be noted that the acceptable deviation range of approximately parallelism can be, for example, a deviation within 5°.

[0166] In some embodiments, referring to FIG. 24 , the geometric centers of the orthographic projections of two adjacent second spacers 52 in the same row on the reference surface are connected to form a third virtual connection line L3, which intersects the first direction X. Furthermore, / or the geometric centers of the orthographic projections of two adjacent second spacers 52 in the same column on the reference surface are connected to form a fourth virtual connection line L4, which intersects the second direction Y.

[0167] In this case, the geometric centers of two adjacent second spacers 52 in the same row and / or column are staggered, which can make the support force of the support mask plate more evenly distributed, so that the second spacers 52 can provide a better support effect. In addition, the geometric centers of two adjacent second spacers 52 in the same row are staggered, which can also reduce the compressive stress on the edges of the second spacers 52 during the bending process, reducing the risk of stress release at the edges of the second spacers 52 causing cracks in the adjacent insulating film layer.

[0168] In some embodiments, referring to FIG. 6 , the display panel 100 further includes a peripheral area B surrounding the display area A. The peripheral area B includes four frame areas B10 and four corner areas C connecting the four frame areas B10 .

[0169] Among them, the four border areas B10 respectively include a first border area B11, a second border area B12, a third border area B13 and a fourth border area B14. Along the first direction X, the first border area B11 and the third border area B13 are located on opposite sides of the display area A; along the second direction Y, the second border area B12 and the fourth border area B14 are located on opposite sides of the display area A.

[0170] On this basis, the display panel 100 further includes a voltage signal line VSS, which is disposed in the peripheral area B and configured to transmit a power supply voltage signal.

[0171] Among them, the voltage signal line VSS can, for example, be made of the same material as the first electrode 21 of the light-emitting device 20 and be set in the same layer. The second electrode 23 of the light-emitting device 20 can be a continuous whole-layer structure and extend to the peripheral area B to be connected to the voltage signal line VSS to receive the power supply voltage signal.

[0172] For example, referring to Figures 6, 25, and 26, one end of the voltage signal line VSS is located in a corner region C at one end of the fourth border region B14, and the other end winds around the first border region B11, the second border region B12, and the third border region B13, as well as the corner region C between the first border region B11, the second border region B12, and the third border region B13, before terminating at the corner region C at the other end of the fourth border region B14. Furthermore, the pixel defining layer 13 may, for example, have a mesh-shaped hollow region 132, and the second electrode 23 extends to the peripheral region B and is connected to the voltage signal line VSS through the mesh-shaped hollow region 132.

[0173] In addition, the voltage signal line VSS may be provided with a plurality of hollow openings 133 to reduce the coverage area between the voltage signal line VSS and the organic layer below it.

[0174] In some embodiments, referring to FIG. 25 and FIG. 26 , the display panel 100 further includes a plurality of third spacers 53 . The third spacers 53 are disposed in the peripheral region B to support the mask plate in the peripheral region B to prevent the mask plate from being too close to the voltage signal line VSS.

[0175] At this time, the third spacer 53 supports the mask plate in the peripheral area B, which can reduce the risk of electrostatic discharge of the voltage signal line VSS, thereby reducing the risk of electrostatic discharge loss of the voltage signal line VSS on its surface, resulting in the transmission of the power supply voltage signal being adversely affected, thereby causing the brightness of the display panel 100 to decrease; and reducing the risk of electrostatic discharge of the voltage signal line VSS causing adjacent insulating film layers (such as the pixel defining layer 13) to crack, causing water and oxygen to corrode the display panel 100 along the gaps in the cracked insulating film layer, resulting in the risk of packaging failure of the display panel 100.

[0176] It should be understood that in the first frame area B11, the second frame area B12, the third frame area B13 and the four corner areas C, the boundary of the mask plate supported by the spacer 50 is located between the two boundaries close to the voltage signal line VSS and the display area A; in the fourth frame area B14, the boundary of the mask plate is roughly flush with the boundary of the fourth frame area B14 away from the display area A.

[0177] Based on this, in some examples, as shown in Figures 6, 25, and 26, third spacers 53 are disposed between the voltage signal line VSS and the display area A in the first border area B11, the second border area B12, the third border area B13, and the four corner areas C. This provides good support for the mask plate, saves materials, and reduces costs. In the fourth border area B14, the third spacer 53 is disposed between the boundary of the display area A and the boundary of the fourth border area B14 to provide good support for the mask plate.

[0178] In some embodiments, as shown in Figures 6, 25, and 26, in any border area B10 or corner area C, the plurality of third spacers 53 include a plurality of middle spacers 531, and the plurality of middle spacers 531 are arranged in multiple rows and columns, with the multiple rows including at least two middle spacers 531 arranged along the first direction X, and the multiple columns including at least two middle spacers 531 arranged along the second direction Y. For example, each row includes at least two middle spacers 531 arranged along the first direction X, and each column includes at least two middle spacers 531 arranged along the second direction Y.

[0179] In the first border area B11 and / or the third border area B13, a row of middle spacers 531 is arranged in the same row as a row of first spacers 51 or a row of second spacers 52; and / or in the second border area B12 and / or the fourth border area B14, a column of middle spacers 531 is arranged in the same column as a column of first spacers 51. This arrangement simplifies the manufacturing process by aligning the middle spacers 531 with the first spacers 51 or the second spacers 52 in the display area A.

[0180] In some embodiments, as shown in Figures 25 and 26, in at least one border area B10 or corner area C, the multiple third spacers 53 also include multiple peripheral spacers 532, and the multiple peripheral spacers 532 are arranged in a row along the target boundary M to provide support for the edge of the mask plate to avoid the local area of ​​the mask plate close to the boundary being unsupported, resulting in the local area of ​​the mask plate and the voltage signal line VSS being too close.

[0181] Among them, in the first border area B11, the second border area B12, the third border area B13 and the four corner areas C, the target boundary M is the boundary of the voltage signal line VSS close to the display area A, and in the fourth border area B14, the target boundary M is the boundary of the fourth border area B14 away from the display area A.

[0182] In order to avoid the phenomenon that a local area of ​​the mask plate is unsupported, resulting in electrostatic discharge between the voltage signal line VSS and the local area of ​​the mask plate, the distance between the peripheral spacer 532 and the target boundary M is less than or equal to 130μm. And / or, the distance between any third spacer 53 and at least one third spacer 53 is less than or equal to 130μm. And / or, the distance between at least one third spacer 53 and the boundary of the display area A is less than or equal to 130μm. In this case, in the peripheral area B, any circular area with a diameter of 130μm on the mask plate is supported by at least one third spacer 53, which can effectively avoid the risk of electrostatic discharge being increased due to the local area of ​​the mask plate and the voltage signal line VSS being too close.

[0183] In some embodiments, as shown in FIG. 7 , the display panel 100 includes an anti-reflection film 14 . The anti-reflection film 14 is configured to reduce the reflection intensity of external ambient light on the display panel 100 .

[0184] In some examples, referring to Figures 6 and 7, the anti-reflection film 14 includes a black matrix 141 and a color filter 142. The black matrix 141 is used to separate the light emitted from different sub-pixels P and has the effect of reducing the reflected light generated after the external ambient light enters the interior of the display panel 100. The color filter 142 can filter out most of the wavelength bands of the external ambient light, thereby reducing the reflection intensity of the external ambient light on the display panel 100. In other examples, the anti-reflection film 14 includes a polarizer, which is arranged on the side of the encapsulation layer 40 away from the substrate 11. The embodiments of the present disclosure are not specifically limited here.

[0185] The above description is merely a specific embodiment of the present disclosure, but the scope of protection of the present disclosure is not limited thereto. Any changes or substitutions that a person skilled in the art can conceive within the technical scope disclosed in the present disclosure should be included within the scope of protection of the present disclosure. Therefore, the scope of protection of the present disclosure should be based on the scope of protection of the claims.

Claims

1. A display panel having a display area, the display panel including at least one bending portion that can be bent along a bending axis extending in a first direction; the display panel further includes: A plurality of sub-pixels arranged in multiple rows and multiple columns in the display area, the multiple rows including at least two sub-pixels arranged along the first direction, and the multiple columns including at least two sub-pixels arranged along a second direction; the first direction intersects the second direction; A plurality of first spacers disposed between the plurality of sub-pixels and located at the bending portion; the plurality of first spacers are arranged in multiple rows and multiple columns, the multiple rows including at least two first spacers arranged along the first direction, and the multiple columns including at least two first spacers arranged along the second direction; and, the density of the first spacers arranged in the first direction is less than the density of the first spacers arranged in the second direction.

2. The display panel according to claim 1, wherein, The number of sub-pixels between any two adjacent first spacers in each row of the first spacers is greater than the number of sub-pixels between any two adjacent first spacers in each column of the first spacers.

3. The display panel according to claim 2, wherein, There are at least 4 sub-pixels between any two adjacent first spacers in each row of the first spacers; there are at least 2 sub-pixels between any two adjacent first spacers in each column of the first spacers.

4. The display panel according to any one of claims 1 to 3, further including a non-bending portion connected to the bending portion; the display panel further includes: A plurality of second spacers disposed between the plurality of sub-pixels and located at the non-bending portion; The plurality of second spacers are arranged in multiple rows and multiple columns, the multiple rows including at least two second spacers arranged along the first direction, and the multiple columns including at least two second spacers arranged along the second direction; and, the density of the second spacers arranged in the first direction is less than or equal to the density of the second spacers arranged in the second direction; Wherein, the density of the second spacers arranged in the first direction is greater than the density of the first spacers arranged in the first direction; and / or, the density of the second spacers arranged in the second direction is greater than or equal to the density of the first spacers arranged in the second direction.

5. The display panel according to claim 4, wherein, The number of sub-pixels between any two adjacent second spacers in each row of the second spacers is equal to the number of sub-pixels between any two adjacent second spacers in each column of the second spacers.

6. The display panel according to claim 4, wherein, Along the second direction and pointing from the bending portion to the non-bending portion, the non-bending portion includes a plurality of sub-portions connected to each other; Among two adjacent sub-portions, the sub-portion farther from the bending portion is the first sub-portion, and the sub-portion closer to the bending portion is the second sub-portion; The density of the second spacers of the first sub-portion arranged in the first direction is greater than that of the second spacers of the adjacent second sub-portion Arranged in the first direction; and / or, the density of the second spacers of the first sub-portion arranged in the second direction is greater than or equal to the density of the second spacers of the adjacent second sub-portion arranged in the second direction.

7. The display panel according to claim 6, wherein, The sub - part farthest from the bending part among the multiple sub - parts is the third sub - part, and the remaining sub - parts are the fourth sub - parts; In the third sub - part, the number of the sub - pixels between any two adjacent second spacer elements in each row of the second spacer elements is equal to the number of the sub - pixels between any two adjacent second spacer elements in each column of the second spacer elements; And / or, in the fourth sub - part, the number of the sub - pixels between any two adjacent second spacer elements in each row of the second spacer elements is greater than the number of the sub - pixels between any two adjacent second spacer elements in each column of the second spacer elements.

8. The display panel according to any one of claims 1 to 7, wherein, The multiple sub - pixels include multiple red sub - pixels, multiple green sub - pixels, and multiple blue sub - pixels; The multiple red sub - pixels and the multiple blue sub - pixels are arranged in multiple rows and multiple columns. Each row includes multiple red sub - pixels and multiple blue sub - pixels arranged alternately along the first direction, and each column includes multiple red sub - pixels and multiple blue sub - pixels arranged alternately along the second direction; The multiple green sub - pixels are arranged in multiple rows and multiple columns, and one green sub - pixel is provided between two adjacent rows and two adjacent columns of red sub - pixels and blue sub - pixels.

9. The display panel according to claim 8, wherein, Among two adjacent rows of the first spacer elements, any one of the first spacer elements in one row of the first spacer elements is located between two adjacent first spacer elements in the other row of the first spacer elements.

10. The display panel according to claim 9, wherein, The number of the sub - pixels existing between two first spacer elements that belong to different rows and are adjacent in the first direction is equal.

11. The display panel according to claim 8, comprising a plurality of second spacer elements. Among two adjacent rows of the second spacer elements, any one of the second spacer elements in one row of the second spacer elements is located between two adjacent second spacer elements in the other row of the second spacer elements.

12. The display panel according to claim 11, wherein, The number of the sub - pixels existing between two second spacer elements that belong to different rows and are adjacent in the first direction is equal.

13. The display panel according to any one of claims 1 to 12, wherein, The geometric centers of the orthographic projections of two adjacent first spacer elements in the same row on the reference plane are connected to form a first virtual connection line, and the first virtual connection line intersects the first direction; The reference plane is the plane determined by the first direction and the second direction; And / or, the geometric centers of the orthographic projections of two adjacent first spacer elements in the same column on the reference plane are connected to form a second virtual connection line, and the second virtual connection line intersects the second direction.

14. The display panel according to any one of claims 1 to 13, comprising a plurality of second spacer elements. The geometric centers of the orthographic projections of two adjacent second spacer elements in the same row on the reference plane are connected to form a third virtual connection line, and the third virtual connection line intersects the first direction; the reference plane is the plane determined by the first direction and the second direction; And / or, the geometric centers of the orthographic projections of two adjacent second spacer elements in the same column on the reference plane are connected to form a fourth virtual connection line, and the fourth virtual connection line intersects the second direction.

15. The display panel according to any one of claims 1 to 14 further has a peripheral area surrounding the display area, and the peripheral area includes four border areas and four corner areas connecting the four border areas; the four border areas respectively include a first border area, a second border area, a third border area, and a fourth border area, and along the first direction, the first border area and the third border area are located on opposite sides of the display area; Along the second direction, the second border area and the fourth border area are located on opposite sides of the display area; The display panel further includes: A voltage signal line, one end of the voltage signal line is located at a corner area at one end of the fourth border area, and the other end winds through the first border area, the second border area, and the third border area, as well as the corner areas between the first border area, the second border area, and the third border area, and stops at a corner area at the other end of the fourth border area; A plurality of third spacers are disposed in the peripheral area; and, in the first border area, the second border area, the third border area, and the 4 corner areas, the third spacers are disposed between the voltage signal line and the display area; in the fourth border area, the third spacers are disposed between the boundary of the display area and the boundary of the fourth border area.

16. The display panel according to claim 15, wherein, In any one of the border areas or the corner areas, the plurality of third spacers includes a plurality of intermediate spacers, and the plurality of intermediate spacers are arranged in multiple rows and multiple columns. The multiple rows include at least two intermediate spacers arranged along the first direction, and the multiple columns include at least two intermediate spacers arranged along the second direction; In the first border area and / or the third border area, a row of the intermediate spacers is arranged in the same row as a row of the first spacers or a row of the second spacers; and / or, in the second border area and / or the fourth border area, a column of the intermediate spacers is arranged in the same column as a column of the first spacers.

17. The display panel according to claim 16, wherein, In at least one of the border areas or the corner areas, the plurality of third spacers further includes a plurality of peripheral spacers, and the plurality of peripheral spacers are arranged in a row along the target boundary; In the first border area, the second border area, the third border area, and the 4 corner areas, the target boundary is the boundary of the voltage signal line close to the display area, and in the fourth border area, the target boundary is the boundary of the fourth border area away from the display area.

18. The display panel according to claim 17, wherein, The distance between the peripheral spacer and the target boundary is less than or equal to 130 μm.

19. The display panel according to any one of claims 15 to 18, wherein, The distance between any one of the third spacers and at least one of the third spacers is less than or equal to 130 μm; and / or, the distance between at least one of the third spacers and the boundary of the display area is less than or equal to 130 μm.

20. A display device, comprising: The display panel according to any one of claims 1 to 19; A circuit board, connected to the display panel.