Methods and equipment for reading heat map preprocessing data, radar, and storage media

By performing preprocessing calculations in parallel and reporting high and low bit data in segments, the problem of the radar bus being pulled in a high-frequency clock environment was solved, the efficiency of heat map preprocessing data reading was improved, and the radar detection efficiency was increased.

CN122111904BActive Publication Date: 2026-06-30POSSUMIC TECH CO LTD

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
POSSUMIC TECH CO LTD
Filing Date
2026-04-27
Publication Date
2026-06-30

AI Technical Summary

Technical Problem

In high-frequency clock environments, radar preprocessing calculations and thermal image preprocessing data readings are performed in series, resulting in the bus being pulled for a long time, which affects reading and detection efficiency.

Method used

Preprocessing calculations are performed in parallel, utilizing the interval between two reads of heatmap data. The high and low bits of the preprocessing results are reported in segments by using the bit identifiers in the read encoding, which meets the requirements of the bus and the bit width of the preprocessing results.

Benefits of technology

It improves the efficiency of heatmap preprocessing data reading, avoids additional delays, and enhances radar detection efficiency.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN122111904B_ABST
    Figure CN122111904B_ABST
Patent Text Reader

Abstract

This application proposes a method, device, radar, and storage medium for reading heatmap preprocessing data. The method includes: parsing a first storage address, a first preprocessing mode, and a first bit identifier from a first read code; reading first heatmap data according to the first storage address and performing preprocessing using the first preprocessing mode to obtain a first preprocessing result; storing the first preprocessing result in a micro-memory; parsing a second storage address, a second preprocessing mode, and a second bit identifier from a second read code; reporting the first preprocessing result according to the second bit identifier, and reading second heatmap data from the memory based on the second storage address, simultaneously performing preprocessing using the second preprocessing mode to obtain a second preprocessing result, and updating the second preprocessing result in the micro-memory. Based on this, this application reports the previous preprocessing result while performing the current preprocessing calculation, utilizing the interval between two heatmap data readings for preprocessing calculation, thus improving reading efficiency.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] This application relates to the field of radar technology, specifically to a method and device for reading thermal image preprocessing data, a radar, and a storage medium. Background Technology

[0002] During radar detection, the received echo signals are processed to output heatmap data, which is stored in memory. The processor sends a read request via a bus such as AHB (Advanced High-performance Bus). A preprocessing unit located between the memory and processor performs preprocessing calculations on the heatmap data read from memory, such as phase calculation and logarithmic calculation. The preprocessing results are then reported back to the processor via the bus, which continues subsequent analysis to complete the final target detection. In this process, preprocessing calculations and heatmap preprocessing data reading are performed in series. That is, after sending a read request via the bus, the processor must wait for the preprocessing result to be returned before sending the next read request. During this preprocessing calculation period, the bus is held up to wait for the calculation to complete. However, some preprocessing calculations cannot be completed within a single clock cycle under high-frequency clock conditions, taking tens or even hundreds of clock cycles to complete. This results in a long bus hold time, severely impacting the efficiency of heatmap preprocessing data reading and ultimately affecting the radar's detection efficiency. Summary of the Invention

[0003] In view of this, this application provides a method and device for reading heat map preprocessing data, a radar, and a storage medium, which can improve the problem that the efficiency of reading is affected by using a serial method for preprocessing calculation and heat map preprocessing data reading.

[0004] This application provides a method for reading heatmap preprocessing data, including:

[0005] In response to receiving the first read code sent by the processor via the bus, the first storage address, the first preprocessing mode, and the first bit identifier are parsed from the first read code;

[0006] The first heatmap data is read from the first memory according to the first storage address, and the first preprocessing mode is used to preprocess the first heatmap data to obtain the first preprocessing result.

[0007] The first preprocessing result is stored in a micro memory;

[0008] In response to receiving the second read code sent by the processor via the bus, the second storage address, the second preprocessing mode, and the second bit identifier are parsed from the second read code;

[0009] The first preprocessing result is reported to the processor via the bus according to the second identifier, and the second heat map data is read from the first memory based on the second storage address. At the same time, the second preprocessing mode is used to preprocess the second heat map data to obtain the second preprocessing result, and the second preprocessing result is updated in the micro memory.

[0010] Optionally, reporting the first preprocessing result to the processor via the bus based on the second identifier includes:

[0011] Identify whether the second identifier is the first value or the second value;

[0012] When the second bit identifier is identified as the first value, the low-order data of the first preprocessing result is reported to the processor through the bus;

[0013] When the second bit identifier is identified as the second value, the high-order data of the first preprocessing result is reported to the processor via the bus. The low-order data and high-order data of the first preprocessing result are obtained according to the bit width of the bus. In addition, the processor receives the third read code sent by the processor via the bus. In response to parsing the second storage address, the second preprocessing mode and the third bit identifier set to the first value from the third read code, the low-order data of the first preprocessing result is reported to the processor via the bus.

[0014] Optionally, when the first read code is first sent by the processor via the bus, the first bit identifier is set to a first value by the processor.

[0015] Optionally, after storing the first preprocessing result in a micromemory, the method further includes:

[0016] All-zero data is reported to the processor via the bus.

[0017] Optionally, when the first read code is not issued by the processor via the bus for the first time, the first bit identifier is set by the processor according to the bit width of the bus and the bit width of the previous preprocessing result, and the second bit identifier is set by the processor according to the bit width of the bus and the bit width of the first preprocessing result.

[0018] Optionally, when the bus width exceeds the width of the previous preprocessing result, the first bit identifier is set to a first value by the processor; when the bus width is less than the width of the previous preprocessing result, the first bit identifier is set to a second value by the processor.

[0019] Optionally, when the bus width exceeds the bit width of the first preprocessing result, the second bit identifier is set to a first value by the processor; when the bus width is less than the bit width of the first preprocessing result, the second bit identifier is set to a second value by the processor.

[0020] Optionally, the encoding length of the first identifier, the second identifier, and the third identifier is 1 bit.

[0021] This application provides a heat map preprocessing data reading device, including a processor and a second memory. The second memory stores a reading program, and when the reading program is executed by the processor, it implements the steps of the heat map preprocessing data reading method as described in any of the preceding claims.

[0022] This application provides a radar including a main control chip, a first memory, and a micro memory. The first memory is used to store thermal image data generated during radar detection, and the micro memory is used to store preprocessing results obtained each time. The main control chip cooperates with the first memory and the micro memory to implement the steps of the thermal image preprocessing data reading method as described in any of the above claims.

[0023] This application provides a storage medium storing a computer program, which, when executed by a processor, implements the steps of the heatmap preprocessing data reading method as described in any of the preceding claims.

[0024] As described above, this application employs a second preprocessing mode to preprocess the second heatmap data. Simultaneously, based on the second bit identifier, the first preprocessing result is reported to the processor via the bus. That is, while performing the current preprocessing calculation, the previous preprocessing result (i.e., the first preprocessing result) is reported. Preprocessing calculations are performed using the interval between two heatmap data reads, eliminating additional delays and improving reading efficiency. Furthermore, by using the bit identifier included in the read encoding, segmented reporting of the high and low bits of the preprocessing result can be achieved, matching the bus and preprocessing result bit width requirements. Attached Figure Description

[0025] Figure 1 This is a schematic flowchart of a heatmap preprocessing data reading method according to an embodiment of this application;

[0026] Figure 2 This is a schematic diagram of the structure of a radar according to an embodiment of this application;

[0027] Figure 3 This is a schematic diagram of the structure of a thermal image preprocessing data reading device according to an embodiment of this application. Detailed Implementation

[0028] To address the aforementioned technical problems, this application provides a method and apparatus for reading heat map preprocessing data, a radar, and a storage medium. These protected subjects are based on the same concept, and their principles for solving the problems are basically the same or similar. The implementation methods of each protected subject can be referred to mutually, and repeated details will not be elaborated.

[0029] To make the objectives, technical solutions, and advantages of this application clearer, the technical solutions of this application will be clearly described below in conjunction with specific embodiments and corresponding drawings. Obviously, the embodiments described below are only a part of the embodiments of this application, and not all of them. Unless otherwise specified, the following embodiments and their technical features can be combined with each other, and also belong to the technical solutions of this application.

[0030] Figure 1 This is a schematic flowchart of a heatmap preprocessing data reading method according to an embodiment of this application. The heatmap preprocessing data reading method may also be referred to as a "method" or "reading method," and the executing entity for each step can be a suitable heatmap preprocessing data reading device (e.g., radar or its built-in chip), or a storage medium, processor, controller, etc., with heatmap preprocessing data reading functionality. The radars described throughout this application include, but are not limited to, millimeter-wave radar and lidar.

[0031] See Figure 1 As shown, the method includes at least the following steps S11 to S15.

[0032] S11: In response to receiving the first read code sent by the processor through the bus, the first storage address, the first preprocessing mode, and the first bit identifier are parsed from the first read code.

[0033] S12: Read the first heatmap data from the first memory according to the first storage address, and preprocess the first heatmap data using the first preprocessing mode to obtain the first preprocessing result.

[0034] S13: Store the first preprocessing result in a micro-memory.

[0035] S14: In response to receiving the second read code sent by the processor via the bus, the second memory address, the second preprocessing mode, and the second bit identifier are parsed from the second read code.

[0036] S15: The first preprocessing result is reported to the processor via the bus according to the second identifier, and the second heat map data is read from the first memory based on the second storage address. At the same time, the second preprocessing mode is used to preprocess the second heat map data to obtain the second preprocessing result, and the second preprocessing result is updated in the micro memory.

[0037] To clearly illustrate the process and principle of the method, the following text will use the following terms. Figure 2The radar structure shown is used as an example for illustrative description. Combined with... Figure 2 As shown, the radar 20 includes a processor 21, a bus 22, a thermal image readout controller 23, a first memory 24, a preprocessing unit 25, and a micro memory 26. The thermal image readout controller 23 is connected to the processor 21 via the bus 22. The bus 22 includes, but is not limited to, AHB or AXI (Advanced eXtensible Interface). The interface (Advanced Expansion Interface) bus, the first memory 24 is used to store the heat map data continuously generated by the radar 20 during detection, and can therefore also be called the "heat map data storage module"; the processor 21 sends a read request to the heat map reading controller 23 through the bus 22. The heat map reading controller 23 is used to parse the read request to obtain the storage address corresponding to the heat map data to be read, and read the heat map data to be read from the first memory 24 according to the storage address. The heat map data can be a single data or a group of multiple data. The heat map reading controller 23 controls the preprocessing unit 25 to preprocess the heat map data read from the first memory 24, including but not limited to modulus calculation, phase calculation, inverse trigonometric function calculation, modulus square calculation, shift calculation, data restoration, logarithmic calculation, fast Fourier transform, etc. That is to say, the preprocessing unit 25 can contain multiple calculation modes to allow the selection of the corresponding calculation mode to perform preprocessing. Under the control of the heat map reading controller 23, the obtained preprocessing result is stored in the micro memory 26, and then under the control of the heat map reading controller 23, the preprocessing result is reported to the processor 21 through the bus 22. The micromemory 26 can be a 64-bit register, capable of storing at least one preprocessing result.

[0038] Combination Figure 1 and Figure 2As shown, any read code, including the first read code and the second read code, can be regarded as a read request issued by the processor 21 through the bus 22. The first read code and the second read code are two consecutive read requests sent one after the other. The read encoding includes at least a storage address, a preprocessing mode (or preprocessing mode identifier), and a bit identifier. The storage address refers to the address of the heatmap data to be read in the first memory 24. The heatmap data can be represented as a single data point or as a data group. The data group constitutes all the heatmap samples required for one preprocessing operation. The preprocessing mode refers to the preprocessing calculation method to be used for the read heatmap data, such as logarithmic calculation. The bit identifier is used to indicate whether the preprocessing result is reported in segments of high and low bits. In one example, when the bit identifier is set to a first value (e.g., "0"), it means that no segmentation reporting is required, and the current preprocessing result can be reported to the processor 21 in one complete manner through the bus 22. When the bit identifier is set to a second value (e.g., "1"), it means that segmentation reporting is required, and the current preprocessing result is divided into high-bit data and low-bit data, and reported in two separate steps.

[0039] In other examples, the read code may also include a base address, meaning the read code can be represented as {base address, preprocessing mode, bit flag, storage address}. In a practical scenario, the processor 21 acts as the main control chip and is connected to other types of chips via the bus 22. The base address indicates which chip to send the read request (i.e., the corresponding read code) to. The chip receiving the read request is called the target chip, and this target chip contains... Figure 2 The heat map reading controller 23, the first memory 24, the preprocessing unit 25, and the micro memory 26 are shown.

[0040] The length of the read code can not exceed the bit width of bus 22. Taking bus 22 as AHB as an example, the length of the read code can be 32 bits. The encoding length of the preprocessing mode is 4 bits, which can realize up to 16 different preprocessing calculation methods. The encoding length of the bit identifier is 1 bit. For example, the encoding lengths of the first bit identifier, the second bit identifier, and the third bit identifier mentioned below in this application are all 1 bit. In actual scenarios, "0" represents the first value and "1" represents the second value. The encoding length of the storage address (i.e., the address bit width) can be determined by the maximum access depth of the first memory 24 (i.e., the level depth of the storage hierarchy). The remaining length of the read code is the encoding length of the base address.

[0041] If the second read encoding in step S14 is regarded as the read request currently issued by the processor 21 through the bus 22, and the preprocessing using the second preprocessing mode in step S15 is regarded as the current preprocessing, then the first preprocessing result obtained in steps S12 and S13 can be regarded as the previous preprocessing result. Therefore, while performing the current preprocessing calculation in step S15, the first preprocessing result is reported to the processor 21 through the bus 22, which is equivalent to reporting the previous preprocessing result. This application is equivalent to performing the preprocessing calculation and heat map preprocessing data reading in parallel, using the interval between two heat map data readings to perform preprocessing calculations, so that each preprocessing calculation does not generate additional delay, thereby improving reading efficiency.

[0042] It should be noted that in the actual radar detection process, the reading and preprocessing calculation of heat map preprocessing data are performed multiple times. Therefore, the aforementioned steps S11 to S15 can be executed sequentially. This results in the previous preprocessing result being reported while performing the preprocessing calculation corresponding to each read request (i.e., read encoding), thus satisfying the bus 22 communication specification that "after sending a read request, the next read request can only be sent after the preprocessing result is returned."

[0043] Please continue reading. Figure 1 and Figure 2 As shown, when the first read code is first sent by the processor 21 through the bus 22, that is, when the first read request is sent, this application can limit the heat map reading controller 23 not to return the real first preprocessing result by using the first bit identifier. At this time, only the low bit data can be returned. The first bit identifier is set to the first value "0" by the processor 22.

[0044] Furthermore, after storing the first preprocessing result in the micromemory 26 in step S13, the method may further include: the heatmap reading controller 23 reporting all-zero data to the processor 21 via the bus 22. Upon receiving this all-zero data, the processor 21 can determine that the first read heatmap preprocessing data is meaningless and automatically discard it. In other examples, the heatmap reading controller 23 may report data in a predetermined format to the processor 21 via the bus 22. Upon receiving this data, the processor 21 can discard it directly once it confirms that it conforms to the predetermined format, and it will not be considered as the first read heatmap preprocessing data.

[0045] When the first read code is not the first time it has been issued by the processor 21 via the bus 22, while preprocessing the first heatmap data using the first preprocessing mode in step S12, the method further includes: reporting the previous preprocessing result to the processor 21 via the bus 22 based on the first bit identifier. At this time, the first bit identifier is set by the processor 21 according to the bit width of the bus 22 and the bit width of the previous preprocessing result, and the second bit identifier is set by the processor 21 according to the bit width of the bus 22 and the bit width of the first preprocessing result.

[0046] For example, when the bit width of the bus 22 exceeds the bit width of the previous preprocessing result, the first bit identifier is set to a first value "0" by the processor 21; when the bit width of the bus 22 is less than the bit width of the previous preprocessing result, the first bit identifier is set to a second value "1" by the processor 21.

[0047] Similarly, when the bit width of the bus 22 exceeds the bit width of the first preprocessing result, the second bit identifier is set to the first value "0" by the processor 21; when the bit width of the bus 22 is less than the bit width of the first preprocessing result, the second bit identifier is set to the second value "1" by the processor 21.

[0048] Continue reading Figure 1 and Figure 2 As shown, for any of the aforementioned examples, step S15, reporting the first preprocessing result to the processor 21 via bus 22 based on the second bit identifier, includes step S151: the heat map reading controller 23 identifies whether the second bit identifier is a first value or a second value.

[0049] When the second bit identifier is detected as the first value "0", the low-order data of the first preprocessing result is reported to the processor 21 via bus 22, that is, the first preprocessing result is reported all at once. When the second bit identifier is detected as the second value "1", the high-order data of the first preprocessing result is reported to the processor 21 via bus 22; and, in response to receiving the third read code sent by the processor 21 via bus 22, the second storage address, the second preprocessing mode, and the third bit identifier set to the first value "0" are parsed from the third read code, and the low-order data of the first preprocessing result is reported to the processor via bus. The low-order and high-order data of the first preprocessing result are obtained according to the bit width of bus 22. For example, for a 32-bit bus 22, since the preprocessing result is stored in micro-memory 26, the low-order data refers to the low 32 bits of data in micro-memory 26, and the high-order data refers to the high 32 bits of data in micro-memory 26.

[0050] Taking bus 22 as AHB and 32-bit as an example, the process and principle of executing the first read request and the second read request in this application are described. At this time, the first read code is issued by processor 21 for the first time through bus 22, and is represented as {ADDR}. Base ADDR dsp1 ,0,ADDR1},ADDR Base As the base address, ADDR dsp1 In the first preprocessing mode, "0" indicates that the first bit identifier is set to the first value, and ADDR1 is the first memory address. Through steps S11 to S13, the heat map reading controller 23 parses ADDR1... dsp1 And ADDR1, to obtain the first preprocessing mode and the first heatmap data {D 10 D 11 D 12 , ..., D 1n}, where n is a positive integer, and the first preprocessing is performed to obtain the first preprocessing result DSP. out1 The first preprocessing result is then processed by the DSP. out1 It is stored in the micromemory 26.

[0051] If the first preprocessing result is DSP out1 If the bit width does not exceed 32 bits, that is, does not exceed the bit width of bus 22, it means that segmented reporting is not required. Therefore, in step S14, the second read code issued by processor 21 is {ADDR}. Base ADDR dsp2 ,0,ADDR2},ADDR dsp2 In the second preprocessing mode, "0" indicates that the second bit identifier is set to the first value, ADDR2 is the second storage address, and when the heatmap read controller 23 parses and identifies that the second bit identifier is the first value "0", in step S15, it processes the first preprocessing result DSP. out1 The data is reported to the processor 21 via bus 22. Simultaneously, the second heatmap data {D} is read from the first memory 24 based on the second memory address ADDR2. 20 D 21 D 22 , ..., D 2n}, and adopts the second preprocessing mode ADDR dsp2 For the second heatmap data {D 20 D 21 D 22 , ..., D 2n Preprocessing is performed to obtain the second preprocessing result DSP out2 .

[0052] If the first preprocessing result is DSP out1If the bit width is greater than 32 bits, which is greater than the bit width of bus 22, it indicates that segmented reporting is required. Therefore, in step S14, the second read code issued by processor 21 is {ADDR}. Base ADDR dsp2 ,1,ADDR2}, that is, the second bit identifier is set to the second value "1". When the heat map reading controller 23 parses and identifies that the second bit identifier is the second value "1", in step S15, it sets the first preprocessing result DSP out1 The high-order data is reported to the processor 21 via bus 22. Then, the processor 21 will send out a read code again (called the "third read code") to obtain the first preprocessing result DSP. out1 The low-order data, the third read encoding is {ADDR} Base ADDR dsp2 ,0,ADDR2}, where "0" indicates that the third bit identifier is set to the first value. The heatmap reading controller 23, after parsing and recognizing that the third bit identifier is the first value "0", and the storage address of the third read code is ADDR2, and the preprocessing mode is ADDR dsp2 At that time, the first preprocessing result is DSP out1 The low-order data is reported to the processor 21 via bus 22, and at the same time, the second preprocessing mode ADDR is used. dsp2 The second heatmap data {D} read based on the second memory address ADDR2 20 D 21 D 22 , ..., D 2n Preprocessing is performed to obtain the second preprocessing result DSP out2 .

[0053] As can be seen from the above, this application can achieve segmented reporting of high and low bit data of the preprocessing result by reading the bit identifier contained in the encoding, which meets the requirements of bus 22 and the bit width of the preprocessing result.

[0054] This application embodiment also provides a storage medium storing a reading program, which is essentially a computer program, and when executed by a processor, the reading program implements the steps of the heatmap preprocessing data reading method of any of the foregoing examples.

[0055] The storage medium includes, but is not limited to, any one of read-only memory (ROM), random access memory (RAM), magnetic disk, and optical disk.

[0056] Since the reading program stored in the storage medium can execute the steps in the heat map preprocessing data reading method of any embodiment provided in this application, the beneficial effects that the method of any of the foregoing embodiments can achieve can be realized. For details, please refer to the foregoing embodiments, which will not be repeated here.

[0057] This application also provides a heatmap preprocessing data reading device (hereinafter referred to as a "reading device") or chip, including a second memory and a processor. The second memory stores a heatmap preprocessing data reading program (hereinafter referred to as a "reading program"). When the reading program is executed by the processor, it implements the steps of the heatmap preprocessing data reading method of any of the foregoing embodiments. And / or, the heatmap preprocessing data reading device or chip is provided with a storage medium as shown in the above example, and the processor loads the storage medium to execute the steps of the method, thereby achieving the beneficial effects achievable by the heatmap preprocessing data reading method of the corresponding embodiment. In some scenarios, the second memory and the aforementioned first memory 24 can be implemented as the same memory.

[0058] Figure 3 This is a schematic diagram of the structure of a heat map preprocessing data reading device provided in an embodiment of this application. Figure 3 As shown, the heatmap preprocessing data reading device 30 includes:

[0059] Receiver module 31 is used to receive the first read code sent by the processor through the bus;

[0060] The parsing module 32 is used to parse the first storage address, the first preprocessing mode and the first bit identifier from the first read code received from the processor via the bus in response to receiving the first read code;

[0061] The preprocessing module 33 is used to read the first heat map data from the first memory according to the first storage address, and preprocess the first heat map data using the first preprocessing mode to obtain the first preprocessing result.

[0062] Micro storage module 34 is used to store the first preprocessing result;

[0063] The receiving module 31 is also used to receive the second read code sent by the processor through the bus;

[0064] The parsing module 32 is further configured to, in response to receiving the second read code, parse the second storage address, the second preprocessing mode, and the second bit identifier from the second read code;

[0065] The preprocessing module 33 is further configured to read the second heatmap data from the first memory according to the second storage address, and preprocess the second heatmap data using the second preprocessing mode to obtain the second preprocessing result;

[0066] The micro storage module 34 is also used to store the second preprocessing result;

[0067] The reporting module 35 is used to report the first preprocessing result to the processor via the bus based on the second bit identifier while the preprocessing module 33 is performing preprocessing.

[0068] Through the cooperation of the above modules, the reading of heatmap preprocessing data is completed.

[0069] It should be understood that the above-mentioned modules of the heat map preprocessing data reading device 30 can be represented as physical devices or virtual modules (i.e., logical modules) in actual scenarios. A certain module can be implemented by a single physical device or by two or more physical devices working together. Similarly, the function performed by a certain module can be implemented by a single physical device or by two or more physical devices working together.

[0070] Furthermore, the functions corresponding to each module can be implemented by the corresponding steps of the heatmap preprocessing data reading method in any of the aforementioned embodiments, thus having the same beneficial effects. For example, the parsing module 32 is also used to identify whether the second bit identifier is a first value or a second value; when the parsing module 32 identifies the second bit identifier as a first value, the reporting module 35 reports the low-order data of the first preprocessing result to the processor through the bus, that is, reports the first preprocessing result all at once; while when the parsing module 32 identifies the second bit identifier as a second value, the reporting module 35 reports the high-order data of the first preprocessing result to the processor through the bus; then, the receiving module 31 is also used to receive the third read code sent by the processor through the bus, and the parsing module 32 is used to parse the third read code. When the second storage address, the second preprocessing mode, and the third bit identifier set to the first value are obtained from the third read code, the reporting module 35 reports the low-order data of the first preprocessing result to the processor through the bus.

[0071] This application also provides a radar, including a main control chip, a first memory and a micro memory. The first memory is used to store thermal image data generated during radar detection, and the micro memory is used to store the preprocessing results obtained each time. The main control chip cooperates with the first memory and the micro memory to realize the thermal image preprocessing data reading method as described in any of the foregoing embodiments. Therefore, it can achieve the beneficial effects that the method of any of the foregoing embodiments can achieve. For details, please refer to the foregoing embodiments, which will not be repeated here.

[0072] The above are only some embodiments of this application and do not limit the patent scope of this application. For those skilled in the art, any equivalent structural transformations made using the content of this specification and drawings are similarly included within the patent protection scope of this application.

[0073] The use of step designations such as S11 and S12 in this document is intended to more clearly and concisely describe the corresponding content and does not constitute a substantial restriction on the order. In specific implementation, those skilled in the art may execute S12 first and then S11, etc., but these should all be within the scope of protection of this application.

[0074] Although this document uses terms such as "first," "second," etc., to describe various types of information, this information should not be limited to these terms. These terms are only used to distinguish information of the same type from one another. Furthermore, the singular forms "a," "an," and "the" are intended to also include the plural forms. The terms "or" and "and / or" are interpreted as inclusive, or meaning either one or any combination. Exceptions to this definition only arise when combinations of elements, functions, steps, or operations are inherently mutually exclusive in some way.

Claims

1. A method for reading heatmap preprocessing data, characterized in that, include: In response to receiving the first read code sent by the processor via the bus, the first storage address, the first preprocessing mode, and the first bit identifier are parsed from the first read code; The first heatmap data is read from the first memory according to the first storage address, and the first preprocessing mode is used to preprocess the first heatmap data to obtain the first preprocessing result. The first preprocessing result is stored in a micro memory; In response to receiving the second read code sent by the processor via the bus, the second storage address, the second preprocessing mode, and the second bit identifier are parsed from the second read code; The first preprocessing result is reported to the processor via the bus according to the second identifier, and the second heat map data is read from the first memory based on the second storage address. At the same time, the second preprocessing mode is used to preprocess the second heat map data to obtain the second preprocessing result, and the second preprocessing result is updated in the micro memory. Specifically, reporting the first preprocessing result to the processor via the bus according to the second identifier includes: Identify whether the second identifier is the first value or the second value; When the second bit identifier is identified as the first value, the low-order data of the first preprocessing result is reported to the processor through the bus; When the second bit identifier is identified as the second value, the high-order bits of the first preprocessing result are reported to the processor via the bus. The low-order and high-order bits of the first preprocessing result are obtained by dividing the data according to the bit width of the bus; and, The receiving processor sends a third read code via the bus. In response to parsing the third read code to obtain the second storage address, the second preprocessing mode, and the third bit identifier set to the first value, the receiving processor reports the low-order data of the first preprocessing result to the processor via the bus.

2. The method according to claim 1, characterized in that, When the first read code is first sent by the processor via the bus, the first bit identifier is set to a first value by the processor.

3. The method according to claim 2, characterized in that, After storing the first preprocessing result in a micro-memory, the method further includes: All-zero data is reported to the processor via the bus.

4. The method according to claim 1 or 2, characterized in that, When the first read code is not the first time the processor sends it through the bus, the first bit identifier is set by the processor according to the bit width of the bus and the bit width of the previous preprocessing result, and the second bit identifier is set by the processor according to the bit width of the bus and the bit width of the first preprocessing result.

5. The method according to claim 4, characterized in that, When the bus width exceeds the width of the previous preprocessing result, the first bit identifier is set to a first value by the processor; when the bus width is less than the width of the previous preprocessing result, the first bit identifier is set to a second value by the processor. When the bus width exceeds the width of the first preprocessing result, the second bit identifier is set to a first value by the processor; when the bus width is less than the width of the first preprocessing result, the second bit identifier is set to a second value by the processor.

6. The method according to claim 1, characterized in that, The encoding length of the first identifier, the second identifier, and the third identifier is 1 bit.

7. A heat map preprocessing data reading device, characterized in that, It includes a processor and a second memory, the second memory storing a reading program, which, when executed by the processor, implements the heatmap preprocessing data reading method as described in any one of claims 1 to 6.

8. A radar, characterized in that, The device includes a main control chip, a first memory, and a micro memory. The first memory is used to store thermal image data generated during radar detection, and the micro memory is used to store the preprocessing results obtained each time. The main control chip cooperates with the first memory and the micro memory to implement the thermal image preprocessing data reading method as described in any one of claims 1 to 6.

9. A storage medium, characterized in that, The device contains a computer program that, when executed by a processor, implements the heatmap preprocessing data reading method as described in any one of claims 1 to 6.