Combined expansion board card

By designing a combined expansion board, using the Ethernet communication module and the field programmable logic gate array chip, data acquisition, transmission and ring network communication are realized, which solves the problem of large line consumption in the microgrid system and reduces the system's line consumption.

CN222441711UActive Publication Date: 2025-02-07HNAC TECH
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
CN202420978105.3
Authority / Receiving Office
CN · China
Patent Type
Utility models(China)
Current Assignee / Owner
Filing Date
2024-05-08
Publication Date
2025-02-07
Estimated Expiration
2034-05-08

AI Technical Summary

Technical Problem

In microgrid systems, the star network topology architecture results in a large line consumption between the device and the control room, which requires reducing the line consumption of the system.

Method used

A combined expansion board is designed to connect the communication board to the expansion board through soft cables, and use the Ethernet communication module and the field programmable logic gate array chip to realize data acquisition, transmission and ring network communication, reducing line consumption.

Benefits of technology

Through the design of the combined expansion board, the interconnection between the internal data of the device and the external connection device data and the communication link of the ring network is achieved, reducing the system's line consumption.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN222441711U_ABST
    Figure CN222441711U_ABST
Patent Text Reader

Abstract

The utility model provides a combined expansion board card, which is used for reducing line consumption of a system where the combined expansion board card is located, and comprises a communication board and an expansion board, the communication board comprises an external data receiving module, a first Ethernet transceiver, an M-LVDS transceiver, a field programmable logic gate array chip and a bus. The external data receiving module is used for carrying out data acquisition on external connection equipment; the field programmable logic gate array chip is connected with the M-LVDS transceiver; the bus is connected with the M-LVDS transceiver; the first Ethernet transceiver is connected with the field programmable logic gate array chip; the expansion board comprises a ring network Ethernet communication module, a second Ethernet transceiver, a third Ethernet transceiver and a core board; the ring network Ethernet communication module is used for being connected with an Ethernet communication link; the second Ethernet transceiver is connected with the core board; and the third Ethernet transceiver is respectively connected with the looped network interaction module and the core board.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The utility model relates to the field of electronic technology, in particular to a combined expansion board. Background Art

[0002] In microgrid systems, field devices usually use a star network topology to achieve communication between devices. However, in actual application scenarios, there is often a large distance between the device and the control room, so when a star network topology is used, the system will have a large line consumption. Therefore, how to reduce the line consumption of the system has become a technical problem that needs to be solved. Utility Model Content

[0003] In view of the above problems, the purpose of the present invention is to provide a combined expansion board to reduce line consumption. The specific solution is as follows:

[0004] The utility model provides a combined expansion board, the combined expansion board comprising:

[0005] A communication board and an expansion board; the communication board and the expansion board are connected via a flexible flat cable;

[0006] The communication board includes: an external data receiving module, a first Ethernet transceiver, an M-LVDS transceiver, a field programmable logic gate array chip and a bus; the external data receiving module is used to collect data from an external connection device and transmit the collected data to the field programmable logic gate array chip; the external data receiving module is connected to the field programmable logic gate array chip; the field programmable logic gate array chip is connected to the M-LVDS transceiver; the bus is connected to the M-LVDS transceiver; the first Ethernet transceiver is connected to the field programmable logic gate array chip;

[0007] The expansion board includes: a ring network Ethernet communication module, a second Ethernet transceiver, a third Ethernet transceiver and a core board; the ring network Ethernet communication module is used to connect to the Ethernet communication link; the second Ethernet transceiver is connected to the core board; the third Ethernet transceiver is respectively connected to the ring network interaction module and the core board.

[0008] Optionally, the expansion board further includes: a carrier interface;

[0009] The carrier interface is connected to the core board.

[0010] Optionally, the external data receiving module includes:

[0011] A first RS-485 transceiver, a first RS-485 interface, a second RS-485 transceiver, a second RS-485 interface, a third RS-485 transceiver, a third RS-485 interface, a fourth RS-485 transceiver, a fourth RS-485 interface, a fifth RS-485 transceiver, a fifth RS-485 interface, a sixth RS-485 transceiver, a sixth RS-485 interface, a first RS-232 receiver, a first RS-232 interface, a second RS-232 receiver, and a second RS-232 interface;

[0012] The first RS-485 interface is connected to the input end of the first RS-485 transceiver;

[0013] The second RS-485 interface is connected to the input end of the second RS-485 transceiver;

[0014] The third RS-485 interface is connected to the input end of the third RS-485 transceiver;

[0015] The fourth RS-485 interface is connected to the input end of the fourth RS-485 transceiver;

[0016] The fifth RS-485 interface is connected to the input end of the fifth RS-485 transceiver;

[0017] The sixth RS-485 interface is connected to the input end of the sixth RS-485 transceiver;

[0018] The first RS-232 interface is connected to the input end of the first RS-232 receiver;

[0019] The second RS-232 interface is connected to the input end of the second RS-232 receiver;

[0020] The output end of the first RS-485 transceiver, the output end of the second RS-485 transceiver, the output end of the third RS-485 transceiver, the output end of the fourth RS-485 transceiver, the output end of the fifth RS-485 transceiver, the output end of the sixth RS-485 transceiver, the output end of the first RS-232 receiver, and the output end of the second RS-232 receiver are respectively connected to the field programmable logic gate array chip.

[0021] Optionally, the ring network Ethernet communication module includes:

[0022] A ring network switching module having a first optical Ethernet port, a second optical Ethernet port, a first electrical Ethernet port, a second electrical Ethernet port, a first serial port, a second serial port and a data receiving interface;

[0023] The data receiving interface is connected to the third Ethernet transceiver.

[0024] Optionally, the first serial port is a CAN port.

[0025] Optionally, the second serial port is an RS-485 interface.

[0026] Optionally, the core board is an ARM core board.

[0027] Optionally, the first RS-485 transceiver, the second RS-485 transceiver, the third RS-485 transceiver, the fourth RS-485 transceiver, the fifth RS-485 transceiver and the sixth RS-485 transceiver are isolated full / half-duplex RS-485 transceivers.

[0028] Optionally, the first RS-232 receiver and the second RS-232 receiver are single-channel RS-232 receivers.

[0029] Optionally, the communication board also includes a power supply; the power supply is 5 volts.

[0030] Compared with the prior art, the utility model has the following beneficial effects:

[0031] The utility model connects the communication board and the expansion board through a flexible flat cable, and the external data receiving module collects data from the external connection device, and transmits the collected data to the field programmable logic gate array chip. The external data receiving module is connected to the field programmable logic gate array chip, the field programmable logic gate array chip is connected to the M-LVDS transceiver, the bus is connected to the M-LVDS transceiver, and the first Ethernet transceiver is connected to the field programmable logic gate array chip, so that the field programmable logic gate array chip can obtain data inside the device through the bus, and obtain data from the external connection device through the external data receiving module. Since the second Ethernet transceiver is connected to the core board, and the third Ethernet transceiver is respectively connected to the ring network interaction module and the core board, the ring network Ethernet communication module is used to connect to the Ethernet communication link, so that the field programmable logic gate array chip can transmit the received data to the core board through the first Ethernet transceiver and the second Ethernet transceiver, and the core board sends the data to the ring network Ethernet communication module through the third Ethernet transceiver. Finally, the internal data of the device and the data input by the external connection device are transmitted to the ring network Ethernet communication link through the ring network Ethernet communication module, so that the internal data of the device and the data input by the external connection device are interconnected with the data of the external ring network communication interface, so as to realize ring network communication. Compared with the star network topology architecture, the line consumption of the system where the combined expansion board is located is reduced. BRIEF DESCRIPTION OF THE DRAWINGS

[0032] In order to more clearly illustrate the embodiments of the utility model or the technical solutions in the prior art, the drawings required for use in the embodiments or the description of the prior art will be briefly introduced below. Obviously, the drawings in the following description are only embodiments of the utility model. For ordinary technicians in this field, other drawings can be obtained based on the provided drawings without paying creative work.

[0033] Figure 1 This is a structural schematic diagram of a combined expansion board in an embodiment of the utility model;

[0034] Figure 2 It is a structural schematic diagram of another combined expansion board in an embodiment of the utility model;

[0035] Figure 3 It is a schematic diagram of the layout of the external ports of the combined expansion board in the embodiment of the utility model;

[0036] Figure 4 This is a schematic diagram of the data bus architecture between the boards in the device in the embodiment of the combined expansion board of the present utility model;

[0037] Figure 5 It is a connection diagram of the system where the combined expansion board card is located in the embodiment of the utility model. DETAILED DESCRIPTION

[0038] The following will be combined with the drawings in the embodiments of the utility model to clearly and completely describe the technical solutions in the embodiments of the utility model. Obviously, the described embodiments are only part of the embodiments of the utility model, not all of the embodiments. Based on the embodiments in the utility model, all other embodiments obtained by ordinary technicians in this field without creative work are within the scope of protection of the utility model.

[0039] The terms "first", "second", "third", "fourth", etc. (if any) in the specification and claims of the present utility model and the above-mentioned drawings are used to distinguish similar objects, and are not necessarily used to describe a specific order or sequence. It should be understood that the data used in this way can be interchanged where appropriate, so that the embodiments described here can be implemented in an order other than that illustrated or described here. In addition, the terms "including" and "having" and any of their variations are intended to cover non-exclusive inclusions.

[0040] Due to the lack of unified standards for communication interfaces and communication protocols in the prior art, as well as excessive wiring losses, the construction and effective management of microgrids have brought great challenges, which seriously restricts the role that microgrids should play in the local consumption of distributed renewable energy. In order to solve this problem, the utility model designs a combined expansion board that connects various non-standard protocol devices such as multi-type interfaces to the microgrid coordination controller, which is used to manage and integrate various sensors on site, data acquisition equipment data access, to facilitate data access of photovoltaic, wind power and other equipment, reduce system wiring losses, and realize the interconnection and intercommunication of ring network link data and internal data of the microgrid coordination controller.

[0041] like Figure 1 As shown, the utility model provides a combined expansion board, the combined expansion board includes:

[0042] The communication board 110 and the expansion board 111 are connected via a flexible flat cable.

[0043] The communication board 110 includes: an external data receiving module 101, a first Ethernet transceiver 104, an M-LVDS transceiver 109, a field programmable logic gate array chip 102 and a bus 103; the external data receiving module 101 is used to collect data from an external connection device and transmit the collected data to the field programmable logic gate array chip 102; the external data receiving module 101 is connected to the field programmable logic gate array chip 102; the field programmable logic gate array chip 102 is connected to the M-LVDS transceiver 109; the bus 103 is connected to the M-LVDS transceiver 109; the first Ethernet transceiver 104 is connected to the field programmable logic gate array chip 102;

[0044] The expansion board 111 includes: a ring network Ethernet communication module 108, a second Ethernet transceiver 105, a third Ethernet transceiver 106 and a core board 107; the ring network Ethernet communication module 108 is used to connect to the Ethernet communication link; the second Ethernet transceiver 105 is connected to the core board 107; the third Ethernet transceiver 106 is respectively connected to the ring network interaction module and the core board 107.

[0045] The communication board 110 is specifically a COMM communication board, and the expansion board 111 is specifically a ring network communication management expansion board. The external data receiving module 101 on the communication board 110 is connected to the field programmable gate array chip (Field Programmable Gate Array, FPGA), so that the FPGA chip 102 can obtain the data input by the external connection device. The M-LVDS transceiver 109 is connected to the FPGA chip 102 and the bus 103 respectively, so that the FPGA chip 102 can obtain the data inside the device through the M-LVDS transceiver 109 and the bus 103, so that the FPGA chip 102 can obtain the data input by the external connection device, as well as the data inside the device, and when there is a need for data transmission, the data input by the external connection device and the data inside the device are uniformly packaged.

[0046] Since the FPGA chip 102 is connected to the first Ethernet transceiver 104, and the second Ethernet transceiver 105 is connected to the core board 107, the FPGA chip 102 can transmit the packaged data to the core board 107 through the Ethernet interface. The core board 107 sends the received packaged data to the ring network Ethernet communication module 108 through the third Ethernet transceiver 106. The ring network Ethernet communication module 108 is connected to the Ethernet communication link to realize the data input by the external connection device, and the data inside the device and the data interconnection and intercommunication to the external ring network. The communication board 110 also includes a power supply. The power supply is 5 volts. The expansion board is connected to the communication board 110 through a flexible cable, so that the power supply is used to power the expansion board 111. The extended working voltage is specifically 3.3 volts.

[0047] It should be noted that when the first Ethernet transceiver 104 sends the packetized data to the second Ethernet transceiver 105, and the core board 107 sends the received packetized data to the ring network Ethernet communication module 108 through the third Ethernet transceiver 106, the adopted protocol is Auto MDIX. The first Ethernet transceiver 104, the second Ethernet transceiver 105, and the third Ethernet transceiver 106 are Ethernet PHY transceivers.

[0048] In an optional embodiment, the core board 107 is an AM335X ARM core board.

[0049] It should be noted that the AM335X ARM core board also includes a debugging interface, which is used for debugging the AM335X ARM core board and the ring network switching module.

[0050] like Figure 2 As shown, in an optional embodiment, the expansion board 111 further includes: a carrier interface 201;

[0051] The carrier interface 201 is connected to the core board 107 .

[0052] The expansion board 111 also has a carrier interface 201, which is used for data access of power carrier devices. Taking the AC charging pile as an example, when it is inconvenient to lay out additional communication cables, data can be sent through the carrier interface 201 to control the AC charging pile to charge in an orderly manner, avoiding peak power consumption and reducing charging costs.

[0053] like Figure 2 As shown, in an optional embodiment, the external data receiving module 101 includes:

[0054] The first RS-485 transceiver 202, the first RS-485 interface 210, the second RS-485 transceiver 203, the second RS-485 interface 211, the third RS-485 transceiver 204, the third RS-485 interface 212, the fourth RS-485 transceiver 205, the fourth RS-485 interface 213, the fifth RS-485 transceiver 206, the fifth RS-485 interface 214, the sixth RS-485 transceiver 207, the sixth RS-485 interface 215, the first RS-232 receiver 208, the first RS-232 interface 216, the second RS-232 receiver 209 and the second RS-232 interface 217;

[0055] The first RS-485 interface 210 is connected to the input terminal of the first RS-485 transceiver 202;

[0056] The second RS-485 interface 211 is connected to the input end of the second RS-485 transceiver 203;

[0057] The third RS-485 interface 212 is connected to the input terminal of the third RS-485 transceiver 204;

[0058] The fourth RS-485 interface 213 is connected to the input end of the fourth RS-485 transceiver 205;

[0059] The fifth RS-485 interface 214 is connected to the input terminal of the fifth RS-485 transceiver 206;

[0060] The sixth RS-485 interface 215 is connected to the input end of the sixth RS-485 transceiver 207;

[0061] The first RS-232 interface 216 is connected to the input terminal of the first RS-232 receiver 208;

[0062] The second RS-232 interface 217 is connected to the input terminal of the second RS-232 receiver 209;

[0063] The output end of the first RS-485 transceiver 202, the output end of the second RS-485 transceiver 203, the output end of the third RS-485 transceiver 204, the output end of the fourth RS-485 transceiver 205, the output end of the fifth RS-485 transceiver 206, the output end of the sixth RS-485 transceiver 207, the output end of the first RS-232 receiver 208, and the output end of the second RS-232 receiver 209 are respectively connected to the field programmable logic gate array chip 102.

[0064] The external data receiving module 101 is provided with 6 RS-485 interfaces, 6 RS-485 transceivers, 2 RS-232 interfaces and 2 RS-232 receivers or drivers. Each RS-485 interface corresponds to an RS-485 transceiver, and each RS-232 interface corresponds to an RS-232 receiver, so as to expand the types of interfaces and facilitate connection with power equipment in the microgrid system, such as photovoltaic, wind power, diesel generators and other equipment.

[0065] It should be noted that the first RS-485 transceiver 202, the second RS-485 transceiver 203, the third RS-485 transceiver 204, the fourth RS-485 transceiver 205, the fifth RS-485 transceiver 206 and the sixth RS-485 transceiver 207 can be isolated full / half-duplex RS-485 transceivers. The first RS-232 receiver 208 and the second RS-232 receiver 209 can be single-channel RS-232 receivers.

[0066] like Figure 2 As shown, in an optional embodiment, the ring network Ethernet communication module 108 includes:

[0067] A ring network switching module having a first optical Ethernet port 218, a second optical Ethernet port 219, a first electrical Ethernet port 220, a second electrical Ethernet port 221, a first serial port 222, a second serial port 223 and a data receiving interface;

[0068] The data receiving interface is connected to the third Ethernet transceiver 106 .

[0069] The first serial port 222 and the second serial port 223 are supplementary interfaces of the COMM board expansion interface, which are used to access data with external field equipment. The first serial port 222 is specifically a CAN port, and the second serial port 223 is an RS-485 interface.

[0070] The ring network switching module includes 2 electrical Ethernet interfaces and 2 optical Ethernet interfaces, so that when there is a need for ring network Ethernet communication, the electrical Ethernet interface or the optical Ethernet interface can be freely selected.

[0071] The external interface layout of the combined expansion board is as follows: Figure 3 The data bus architecture between the combined expansion boards in the present invention is as shown in FIG. Figure 4 As shown, the architecture includes:

[0072] Combine expansion board, GSE board, CPU board and HSC board.

[0073] Through the M-LVDS0 bus and the M-LVDS1 bus, the data in the HSC board, the GSE board and the CPU board are transmitted, so that the FPGA chip 102 in the combined expansion board can quickly obtain the data inside the device through the bus. In addition, since the FPGA chip 102 has 6 RS-485 interfaces, 6 RS-485 transceivers, and 2 RS-232 interfaces and 2 RS-232 receivers or drivers, the FPGA chip 102 can obtain the data input by the external connection device, thereby realizing the unified packaging of the data input by the external connection device and the data inside the device. It is convenient to transmit the packaged data to the core board and the ring network module in turn, so as to transmit the packaged data to the ring network Ethernet communication link, so as to realize the interconnection and intercommunication of the data inside the device, the data input by the external connection device, and the data of the external ring network communication interface.

[0074] like Figure 5 As shown, taking the system where the combined expansion board includes a control room and multiple devices as an example, when any one of devices 1 to 5 has the combined expansion board of the utility model, since the combined expansion board of the utility model forms a ring network communication, each device only needs a pair of optical fiber lines to make the system have higher stability, and there is no need to connect each device to the control room, thereby reducing the line consumption in the system where the combined expansion board is located.

[0075] The above description of the disclosed embodiments enables those skilled in the art to implement or use the present invention. Various modifications to these embodiments will be apparent to those skilled in the art, and the general principles defined herein may be implemented in other embodiments without departing from the spirit or scope of the present invention. Therefore, the present invention will not be limited to the embodiments shown herein, but will conform to the widest scope consistent with the principles disclosed herein.

Claims

1. A combined expansion board, characterized in that: The combined expansion board includes: A communication board and an expansion board; the communication board and the expansion board are connected via a flexible flat cable; The communication board includes: an external data receiving module, a first Ethernet transceiver, an M-LVDS transceiver, a field programmable logic gate array chip and a bus; the external data receiving module is used to collect data from an external connection device and transmit the collected data to the field programmable logic gate array chip; the external data receiving module is connected to the field programmable logic gate array chip; the field programmable logic gate array chip is connected to the M-LVDS transceiver; the bus is connected to the M-LVDS transceiver; the first Ethernet transceiver is connected to the field programmable logic gate array chip; The expansion board includes: a ring network Ethernet communication module, a second Ethernet transceiver, a third Ethernet transceiver and a core board; the ring network Ethernet communication module is used to connect to the Ethernet communication link; the second Ethernet transceiver is connected to the core board; the third Ethernet transceiver is respectively connected to the ring network interaction module and the core board.

2. The combined expansion board according to claim 1, characterized in that: The expansion board also includes: a carrier interface; The carrier interface is connected to the core board.

3. The combined expansion board according to claim 1, characterized in that: The external data receiving module comprises: A first RS-485 transceiver, a first RS-485 interface, a second RS-485 transceiver, a second RS-485 interface, a third RS-485 transceiver, a third RS-485 interface, a fourth RS-485 transceiver, a fourth RS-485 interface, a fifth RS-485 transceiver, a fifth RS-485 interface, a sixth RS-485 transceiver, a sixth RS-485 interface, a first RS-232 receiver, a first RS-232 interface, a second RS-232 receiver, and a second RS-232 interface; The first RS-485 interface is connected to the input end of the first RS-485 transceiver; The second RS-485 interface is connected to the input end of the second RS-485 transceiver; The third RS-485 interface is connected to the input end of the third RS-485 transceiver; The fourth RS-485 interface is connected to the input end of the fourth RS-485 transceiver; The fifth RS-485 interface is connected to the input end of the fifth RS-485 transceiver; The sixth RS-485 interface is connected to the input end of the sixth RS-485 transceiver; The first RS-232 interface is connected to the input end of the first RS-232 receiver; The second RS-232 interface is connected to the input end of the second RS-232 receiver; The output end of the first RS-485 transceiver, the output end of the second RS-485 transceiver, the output end of the third RS-485 transceiver, the output end of the fourth RS-485 transceiver, the output end of the fifth RS-485 transceiver, the output end of the sixth RS-485 transceiver, the output end of the first RS-232 receiver, and the output end of the second RS-232 receiver are respectively connected to the field programmable logic gate array chip.

4. The combined expansion board according to claim 1, characterized in that: The ring network Ethernet communication module comprises: A ring network switching module having a first optical Ethernet port, a second optical Ethernet port, a first electrical Ethernet port, a second electrical Ethernet port, a first serial port, a second serial port and a data receiving interface; The data receiving interface is connected to the third Ethernet transceiver.

5. The combined expansion board according to claim 4, characterized in that: The first serial port is a CAN port.

6. The combined expansion board according to claim 4, characterized in that: The second serial port is an RS-485 interface.

7. The combined expansion board according to claim 1, characterized in that: The core board is an ARM core board.

8. The combined expansion board according to claim 3, characterized in that: The first RS-485 transceiver, the second RS-485 transceiver, the third RS-485 transceiver, the fourth RS-485 transceiver, the fifth RS-485 transceiver and the sixth RS-485 transceiver are isolated full / half-duplex RS-485 transceivers.

9. The combined expansion board according to claim 3, characterized in that: The first RS-232 receiver and the second RS-232 receiver are single-channel RS-232 receivers.

10. The combined expansion board according to claim 1, characterized in that: The communication board also includes a power supply; the power supply is 5 volts.