Display device and method of driving display device

The display device employs a data driver with a reverse channel selection unit and channel direction control unit to maintain high display quality by adjusting data voltage ordering, addressing image inversion and efficiency issues in adjustable display areas.

KR102991419B1Active Publication Date: 2026-07-21SAMSUNG DISPLAY CO LTD
View PDF 4 Cites 0 Cited by

Patent Information

Authority / Receiving Office
KR · KR
Patent Type
Patents
Current Assignee / Owner
SAMSUNG DISPLAY CO LTD
Filing Date
2021-11-18
Publication Date
2026-07-21

AI Technical Summary

Technical Problem

Existing display devices face challenges in maintaining high display quality when the display area is adjustable, particularly when the second and third display areas are moved inward or outward, leading to issues with image inversion and reduced display area efficiency.

Method used

A display device with a data driver that includes a reverse channel selection unit and a channel direction control unit to adjust the order of data voltages based on different modes, ensuring proper signal transmission to pixels in first, second, and third display areas, even when these areas are moved relative to the pad area.

Benefits of technology

The solution improves display quality by ensuring correct data voltage ordering, preventing image inversion and maintaining effective display across various modes and configurations of the display areas.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure R1020210159509_ABST
    Figure R1020210159509_ABST
Patent Text Reader

Abstract

In a slideable display device, the display device includes a first display area, a second display area capable of moving in and out of the display device, and a pad area located on one side of the first display area, and includes pixels disposed in the first and second display areas, and may include a display panel that operates in a first mode in which an image is displayed in the first display area or in a second mode in which an image is displayed in the first and second display areas, and a data driver that generates data voltages based on pixel data, outputs data voltages to pixels, and controls the order of data voltages output according to the first mode and the second mode.
Need to check novelty before this filing date? Find Prior Art

Description

Technology Field

[0001] The present invention relates to a display device and a method for driving a display device. More specifically, the present invention relates to a display device including a data driver and a method for driving a display device including a data driver. Background Technology

[0002] Flat panel displays are used as display devices to replace cathode ray tube displays due to their characteristics such as lightweight and thinness. Representative examples of such flat panel displays include liquid crystal displays, organic light-emitting diode displays, and quantum dot displays.

[0003] A display device may include a display area where an image is displayed and a non-display area called a pad area. Here, pixels may be placed in the display area, and pad electrodes to which driving signals are applied from an external device may be placed in the pad area. Additionally, wiring connecting the pad electrodes and the pixels may be placed to transmit driving signals to the pixels. Furthermore, the width of the display area in the row direction may be greater than the width of the pad area in the row direction. Here, a display area that overlaps with the pad area in the column direction is defined as a first display area, and a display area that does not overlap with the pad area in the column direction is defined as a second display area. To transmit driving signals to pixels placed in the second display area, wiring may pass through the first display area and be connected to pixels placed in the second display area.

[0004] Recently, a sliderable display device is being developed in which the display area is increased according to the user's selection. For example, the sliderable display device can be operated in a first mode in which an image is displayed only in the first display area by bending the second display area, and in a second mode in which an image is displayed in at least a part of the first display area and the second display area. The problem to be solved

[0005] One objective of the present invention is to provide a display device.

[0006] Another objective of the present invention is to provide a method for driving a display device.

[0007] However, the present invention is not limited by the purposes described above and may be extended in various ways without departing from the spirit and scope of the invention. means of solving the problem

[0008] To achieve one objective of the present invention as described above, a slideable display device according to exemplary embodiments of the present invention may include a first display area, a second display area capable of being moved inward and outward from the display device, and a pad area located on one side of the first display area, and pixels disposed in the first and second display areas, and may include a display panel that operates in a first mode in which an image is displayed in the first display area or in a second mode in which an image is displayed in the first and second display areas, and a data driver that generates data voltages based on pixel data, outputs the data voltages to the pixels, and controls the order of the data voltages output in the second mode.

[0009] In exemplary embodiments, the data driver may include a reverse channel selection unit that receives a mode selection signal containing information of the first mode or the second mode, selects a range of pixels among the pixels in which the order of the data voltages is changed in the reverse direction based on the mode selection signal, and generates an output signal including the range of pixels in which the order of the data voltages is changed in the reverse direction, and a channel direction control unit that receives the output signal and generates a channel direction control signal including the order of all data voltages based on the output signal.

[0010] In exemplary embodiments, the data driver outputs data voltages in a first order to the pixels placed in the first display area when driven in the first mode, and in the first mode, the second display area is in an in state located inside the display device, and an image may not be displayed in the second display area.

[0011] In exemplary embodiments, when the data driver is driven in the second mode, it outputs data voltages to the pixels placed in the first display area in a first order and outputs data voltages to the pixels placed in the second display area in a second order opposite to the first order, and in the second mode, the second display area is in an out state located outside the display device, and an image can be displayed in the second display area.

[0012] In exemplary embodiments, the display panel may further include a third display area capable of being moved inward and outward from the display device, a third mode in which an image is displayed in the first and third display areas, and pixels disposed in the third area.

[0013] In exemplary embodiments, the data driver may output data voltages to the pixels placed in the first display area in a first order when driven in the third mode, and output data voltages to the pixels placed in the third display area in a second order opposite to the first order.

[0014] In exemplary embodiments, in the third mode, the second display area is in an in state located inside the display device and no image is displayed in the second display area, and the third display area is in an out state located outside the display device and an image can be displayed in the third display area.

[0015] In exemplary embodiments, the first display area is located between the second display area and the third display area, and the display panel corresponding to the second display area, the first display area and the third display area may be formed integrally.

[0016] In exemplary embodiments, the pad area may not overlap with the second and third display areas.

[0017] In exemplary embodiments, the display panel may further include a fourth mode in which an image is displayed in the first, second, and third display areas.

[0018] In exemplary embodiments, the data driver may output data voltages in a first order to the pixels placed in the first display area when driven in the fourth mode, output data voltages in a second order opposite to the first order to the pixels placed in the second display area, and output data voltages in the second order to the pixels placed in the third display area.

[0019] In exemplary embodiments, in the fourth mode, the second display area is in an out state located outside the display device, and an image is displayed in the second display area, and the third display area is in an out state located outside the display device, and an image can be displayed in the third display area.

[0020] In exemplary embodiments, the display device further comprises first to n (where n is an integer greater than or equal to 6) pads disposed in the pad area and first to n data lines connecting the first to n pads and the pixels, and the pixels may be defined as first to n pixel columns.

[0021] In exemplary embodiments, the pixels placed in the second display area are defined as the first to (i-1) pixel columns among the first to n pixel columns, the pixels placed in the first display area are defined as the i to (j-1) pixel columns among the first to n pixel columns, and the pixels placed in the third display area may be defined as the j to n pixel columns among the first to n pixel columns.

[0022] In exemplary embodiments, the pixel located at the bottom of the first pixel column is connected to the (i-1) pad through the (i-1) data line, and the (i-1) data line is positioned in the pad area, the first display area, and the second display area, and the pixel located at the bottom of the (i-1) pixel column is connected to the first pad through the first data line, and the first data line may be positioned in the pad area, the first display area, and the second display area.

[0023] In exemplary embodiments, the pixel located at the bottom of the n-th pixel column is connected to the j-th pad through the j-th data line, and the j-th data line is positioned in the pad area, the first display area, and the third display area, and the pixel located at the bottom of the j-th pixel column is connected to the n-th pad through the n-th data line, and the n-th data line may be positioned in the pad area, the first display area, and the third display area.

[0024] In exemplary embodiments, the pixel located at the bottom of the i-th pixel column may be connected to the i-th pad through the i-th data line, and the i-th data line may be placed in the pad area and the first display area, and the pixel located at the bottom of the (j-1)-th pixel column may be connected to the (j-1)-th pad through the (j-1)-th data line, and the (j-1)-th data line may be placed in the pad area and the first display area.

[0025] In exemplary embodiments, the display device may further include a controller that generates pixel data and provides the pixel data to the data driver, a gate driver that generates a gate signal and provides the gate signal to the display panel, and a power supply that generates a first power supply voltage and a second power supply voltage and provides the first and second power supply voltages to the display panel.

[0026] To achieve another objective of the present invention as described above, a driving method of a display device according to exemplary embodiments of the present invention may include: receiving a mode selection signal; determining whether the mode selection signal is one selected from the second to fourth modes among the first to fourth modes; selecting a range of pixel columns among the pixel columns, wherein the order of data voltages corresponding to the pixel columns in which an image is displayed is changed in a reverse direction; outputting an output signal including the range of pixel columns in which the order of data voltages is changed in a reverse direction; and outputting a channel direction control signal including the order of all data voltages to which the range of pixel columns in which the order of data voltages is changed in a reverse direction is applied.

[0027] In exemplary embodiments, the driving method of the display device may further include the steps of generating a sampling signal based on the channel direction control signal, sampling input image data based on the sampling signal, storing the sampled input image data, changing the voltage level of the stored input image data, changing the input image data with the changed voltage level in digital form into data voltages in analog form, and outputting the data voltages. Effects of the invention

[0028] A display device according to exemplary embodiments of the present invention includes a reverse channel selection unit and a channel direction control unit, thereby improving the display quality of the display device by adjusting the order of data voltages output from a data driver to a display panel to correspond to first to fourth modes.

[0029] In a driving method for a display device according to exemplary embodiments of the present invention, a reverse channel selection unit and a channel direction control unit can adjust the order of data voltages output from a data driver to a display panel so as to correspond to first to fourth modes. Accordingly, the display quality of the display device can be improved.

[0030] However, the effects of the present invention are not limited to the effects described above, and may be extended in various ways without departing from the spirit and scope of the present invention. Brief explanation of the drawing

[0031] FIG. 1 is a block diagram showing a display device according to exemplary embodiments of the present invention. FIGS. 2, 3, 4, and 5 are plan views for illustrating the first, second, third, and fourth modes of a display panel included in the display device of FIG. 1. FIG. 6 is a block diagram illustrating a data driver included in the display device of FIG. 1. FIG. 7 is a block diagram illustrating the channel direction control unit and the reverse channel selection unit included in the data driver of FIG. 6. FIG. 8 is a block diagram illustrating a method of driving a display device according to exemplary embodiments of the present invention. FIG. 9 is a block diagram showing an electronic device including a display device according to exemplary embodiments of the present invention. Specific details for implementing the invention

[0032] Hereinafter, a display device and a method for driving the display device according to exemplary embodiments of the present invention will be described in detail with reference to the attached drawings. In the attached drawings, the same or similar reference numerals are used for identical or similar components.

[0033] FIG. 1 is a block diagram showing a display device according to exemplary embodiments of the present invention.

[0034] Referring to FIG. 1, a display device (100) may include a display panel (110) including a plurality of pixels (PX), a controller (150), a data driver (120), a gate driver (140), a power supply (160), a gamma reference voltage generator (180), etc. Here, the data driver (120) may include a reverse channel selector (310), a channel direction control unit (320), a shift register (210), a data sampling latch (220), a data holding latch (230), a level shifter (240), a digital-to-analog converter (250), and a buffer (260) (see FIG. 6).

[0035] In exemplary embodiments, the display device (100) can function as a sliderable display device that can increase or decrease the display area for displaying images according to the user's selection of the display device (100).

[0036] The display panel (110) may include a plurality of data lines (DL), a plurality of gate lines (GL), a first power line (ELVDDL), a second power line (ELVSSL), and a plurality of pixels (PX) connected to the lines.

[0037] In exemplary embodiments, each pixel (PX) comprises at least two transistors, at least one capacitor, and a light-emitting element, and the display panel (110) may be a light-emitting display panel. In exemplary embodiments, the display panel (110) may be a display panel of an organic light-emitting display device (OLED). In other exemplary embodiments, the display panel (110) may include a display panel of an inorganic light-emitting display device (ILED), a display panel of a quantum dot display device (QDD), a display panel of a liquid crystal display device (LCD), a display panel of a field emission display device (FED), a display panel of a plasma display device (PDP), or a display panel of an electrophoretic display device (EPD).

[0038] A controller (e.g., a timing controller T-CON) (150) may receive image data (IMG) and an input control signal (CON) from an external host processor (e.g., an application processor AP, a graphic processing unit GPU, or a graphic card). The image data (IMG) may be RGB image data (or RGB pixel data) including red image data (or red pixel data), green image data (or green pixel data), and blue image data (or blue pixel data). Additionally, the image data (IMG) may include information on the driving frequency. The control signal (CON) may include, but is not limited to, a vertical synchronization signal, a horizontal synchronization signal, an input data enable signal, a master clock signal, etc.

[0039] The controller (150) can convert image data (IMG) supplied from an external host processor into input image data (IDATA) by applying an algorithm for image quality correction (e.g., dynamic capacitance compensation DCC). Optionally, if the controller (150) does not include an algorithm for image quality improvement, the image data (IMG) can be output as input image data (IDATA) as is. The controller (150) can supply the input image data (IDATA) to the data driver (120).

[0040] The controller (150) can generate a data control signal (CTLD) that controls the operation of the data driver (120) and a gate control signal (CTLS) that controls the operation of the gate driver (140) based on an input control signal (CON). For example, the gate control signal (CTLS) may include a vertical start signal, gate clock signals, etc., and the data control signal (CTLD) may include a horizontal start signal, data clock signals, etc.

[0041] The gate driver (140) can generate gate signals (GS) based on a gate control signal (CTLS) received from the controller (150). The gate driver (140) can output the gate signals (GS) to pixels (PX) each connected to the gate lines (GL).

[0042] The power supply unit (160) can generate a first power voltage (ELVDD) and a second power voltage (ELVSS), and can provide the first power voltage (ELVDD) and the second power voltage (ELVSS) to pixels (PX) through a first power voltage line (ELVDDL) and a second power voltage line (ELVSSL).

[0043] The data driver (120) can receive a data control signal (CTLD) and input image data (IDATA) from the controller (150). The data driver (120) can receive a gamma reference voltage (VGREF) from the gamma reference voltage generator (180). The data driver (120) can convert the input image data (IDATA) in digital form into an analog data voltage using the gamma reference voltage (VGREF). Here, the data voltage converted into an analog form is defined as the data voltage (VDATA). The data driver (120) can output the data voltages (VDATA) to pixels (PX) connected to the data lines (DL) based on the data control signal (CTLD). In exemplary embodiments, the data driver (120) can change the order of the data voltages (VDATA) output to the pixels (PX) located on both sides of the display panel (110).

[0044] Optionally, the data driver (120) and the controller (150) may be implemented as a single integrated circuit, and such integrated circuit may be called a timing controller embedded data driver (TED).

[0045] FIGS. 2, 3, 4, and 5 are plan views for illustrating the first, second, third, and fourth modes of a display panel included in the display device of FIG. 1. For example, FIG. 2 is a plan view showing the first mode of the display device (100), FIG. 3 is a plan view showing the second mode of the display device (100), FIG. 4 is a plan view showing the third mode of the display device (100), and FIG. 5 is a plan view showing the fourth mode of the display device (100).

[0046] Referring to FIGS. 2 to 5, the display panel (110) may include a first display area (10), a second display area (11), a third display area (12), and a pad area (30). Here, the first display area (10) may be located between the second display area (11) and the third display area (12), and the display panel (110) corresponding to the second display area (11), the first display area (10), and the third display area (12) may be formed integrally. Additionally, the second display area (11) and the third display area (12) may be able to be moved inward into the display device (100) and outward from the display device (100).

[0047] A plurality of pixels (PX) may be arranged in the first display area (10), the second display area (11), and the third display area (12). The pixels (PX) arranged in the first display area (10), the second display area (11), and the third display area (12) are defined as the first to nth pixel columns (PC1, …, PCn). In other words, a pixel column (PC) may include pixels (PX) arranged in a column direction in the first to third display areas (10, 11, 12). For example, the first to (i-1) pixel columns (PC1, …, PC(i-1)) among the first to n pixel columns (PC1, …, PCn) may be located in the second display area (11), the i to (j-1) pixel columns (PCi, …, PC(j-1)) among the first to n pixel columns (PC1, …, PCn) may be located in the first display area (10), and the j to n pixel columns (PCj, …, PCn) among the first to n pixel columns (PC1, …, PCn) may be located in the third display area (12). Here, n is an integer greater than 6, i and j are integers between 1 and n, and i is an integer smaller than j. In the manufacturing process of the display device (100), the size of the display panel (110) may be determined, and the first to third display areas (10, 11, 12) of the display panel (110) may also be determined. As the first to third display areas (10, 11, 12) are determined, the values ​​of i, j, and n may also be determined.

[0048] Pad electrodes (PADs) to which driving signals provided from a data driver (120), a gate driver (140), and a controller (150) are applied may be disposed in the pad area (30). For convenience of explanation, only pad electrodes (PADs) to which a data voltage (VDATA) provided from the data driver (120) is applied are shown in FIGS. 2 through 5. In this case, the data driver (120) may be mounted on a flexible circuit board connected to the pad electrodes (PADs). In other exemplary embodiments, the data driver (120) may be mounted in the pad area (30) of the display panel (110). In this case, the pad electrodes (PADs) may be connected to a driving integrated circuit (IC) corresponding to the data driver (120).

[0049] The pad electrodes (PAD) may include first to nth pads (C1, …, Cn). The first to nth pads (C1, …, Cn) may each be electrically connected to the first to nth pixel columns (PC1, …, PCn).

[0050] For example, a pixel (PX) located at the bottom of a first pixel column (PC1) can be connected to a (i-1) pad (C(i-1)) through a (i-1) data line (DL), and to connect the pixel (PX) located at the bottom of the first pixel column (PC1) and the (i-1) pad (C(i-1)), the (i-1) data line (DL) can be placed in a pad area (30), a first display area (10), and a second display area (11). Additionally, the pixel (PX) located at the bottom of the (i-1) pixel column (PCi-1) can be connected to the first pad (C1) through the first data line (DL), and the first data line (DL) can be placed in the pad area (30), the first display area (10), and the second display area (11) to connect the pixel (PX) located at the bottom of the (i-1) pixel column (PCi-1) and the first pad (C1).

[0051] Similarly, the pixel (PX) located at the bottom of the nth pixel column (PCn) can be connected to the j-th pad (Cj) via the j-th data line (DL), and the j-th data line (DL) can be placed in the pad area (30), the first display area (10), and the third display area (12) to connect the pixel (PX) located at the bottom of the nth pixel column (PCn) and the j-th pad (Cj). Additionally, the pixel (PX) located at the bottom of the j-th pixel column (PCj) can be connected to the n-th pad (Cn) via the n-th data line (DL), and the n-th data line (DL) can be placed in the pad area (30), the first display area (10), and the third display area (12) to connect the pixel (PX) located at the bottom of the n-th pixel column (PCn) and the n-th pad (Cn).

[0052] Meanwhile, the pixel (PX) located at the bottom of the i-th pixel column (PCi) can be connected to the i-th pad (Ci) via the i-th data line (DL), and the i-th data line (DL) can be placed in the pad area (30) and the first display area (10) to connect the pixel (PX) located at the bottom of the i-th pixel column (PCi) with the i-th pad (Ci). Additionally, the pixel (PX) located at the bottom of the j-1-th pixel column (PCj-1) can be connected to the j-1-th pad (C(j-1)) via the j-1-th data line (DL), and the j-1-th data line (DL) can be placed in the pad area (30) and the first display area (10) to connect the pixel (PX) located at the bottom of the j-1-th pixel column (PCj-1) with the j-1-th pad (C(j-1)).

[0053] The pad area (30) may be located on one side of (or adjacent to) the first display area (10). In other words, the pad area (30) may overlap with the first display area (10) in the column direction, and the pad area (30) may not overlap with the second display area (11) and the third display area (12) in the column direction. For example, to reduce dead space in the display panel (110), the width of the pad area (30) in the row direction may be smaller than the width of the first to third display areas (10, 11, 12) in the row direction.

[0054] That is, the first to (i-1) data lines (DL) can pass through the first display area (10) and be connected to the bottommost pixel (PX) in each of the first to (i-1) pixel columns (PC(i-1), …, PC1), and the j to n data lines (DL) can pass through the first display area (10) and be connected to the bottommost pixel (PX) in each of the n to j pixel columns (PCn, …, PCj). In this case, the data voltages (VDATA) provided to the first to (i-1) pads (C1, …, C(i-1)) must be provided in reverse order, and the data voltages (VDATA) provided to the j to n pads (Cj, …, Cn) must also be provided in reverse order.

[0055] For example, if the data voltages (VDATA) provided to the first to (i-1) pads (C1, …, C(i-1)) and the j to n pads (Cj, …, Cn) are not provided in reverse order, the images displayed in each of the second display area (11) and the third display area (12) may be horizontally inverted. In this case, the display quality of the display device (100) may be reduced.

[0056] The display device (100) can be driven in first to fourth modes.

[0057] FIG. 2 illustrates a state in which a display panel (110) is operated in the first mode. As shown in FIG. 2, an image may be displayed on the first display area (10) of the display panel (110) in the first mode. The second display area (11) and the third display area (12) may be bent and positioned below the first display area (10). In other words, in the first mode, the second display area (11) and the third display area (12) may be in an in state located inside the display device (100), and an image may not be displayed on the second display area (11) and the third display area (12).

[0058] FIG. 3 illustrates a state in which the display panel (110) is operated in the second mode. For example, depending on the user's selection of the display device (100), a movable member located on the left side of the display device (100) can be slid to extend the second display area (11) to the front of the display device (100). As shown in FIG. 3, in the second mode, an image can be displayed on the first display area (10) and the second display area (11) of the display panel (110). The third display area (12) can be bent and positioned below the first display area (10). In other words, in the second mode, the second display area (11) may be in an out state located outside the display device (100), and the third display area (12) may be in an in state located inside the display device (100), and no image may be displayed in the third display area (12).

[0059] FIG. 4 illustrates a state in which the display panel (110) is operated in the third mode. For example, depending on the user's selection of the display device (100), a moving member located on the right side of the display device (100) can be slid to extend the third display area (12) to the front of the display device (100). As shown in FIG. 4, in the third mode, an image can be displayed on the first display area (10) and the third display area (12) of the display panel (110). The second display area (11) can be bent and positioned below the first display area (10). In other words, in the third mode, the second display area (11) may be in an in state located inside the display device (100), and the third display area (12) may be in an out state located outside the display device (100), and an image may not be displayed on the second display area (11).

[0060] FIG. 5 illustrates a state in which the display panel (110) is operated in the fourth mode. For example, depending on the user's selection of the display device (100), the movable members located on the left and right sides of the display device (100) can be slid to spread the second and third display areas (11, 12) to the front of the display device (100). As shown in FIG. 5, in the fourth mode, an image can be displayed in the first display area (10), the second display area (11), and the third display area (12) of the display panel (110). In other words, in the fourth mode, the second display area (11) and the third display area (12) may be in an out state located outside the display device (100).

[0061] However, although the display device (100) of the present invention has been described as being driven in first to fourth modes (M1, M2, M3, M4), the configuration of the present invention is not limited thereto. For example, the display device (100) may be driven in a mode in which only the second display area (11) is driven, a mode in which only the third display area (12) is driven, or a mode in which only the second display area (11) and the third display area (12) are driven.

[0062] FIG. 6 is a block diagram for explaining a data driver included in the display device of FIG. 1, and FIG. 7 is a block diagram for explaining a channel direction control unit and a reverse direction channel selection unit included in the data driver of FIG. 6.

[0063] Referring to FIGS. 6 and 7, the data driver (120) may include a reverse channel selector (310), a channel direction control unit (320), a shift register (210), a data sampling latch (220), a data holding latch (230), a level shifter (240), a digital-to-analog converter (250), and a buffer (260).

[0064] The reverse channel selection unit (310) can receive a mode selection signal (MCS). The mode selection signal (MCS) may include information on the operating mode of the display device (100) operating in one of the first to fourth modes (M1, M2, M3, M4). The mode selection signal (MCS) may be provided by the controller (150) or by a driving unit that controls the sliding operation of the moving member of the display device (100). Based on the mode selection signal (MCS), the reverse channel selection unit (310) can select a range of pixel columns (or a range of pixels) in which the order of the data voltages (VDATA) is changed in the reverse direction among the first to nth pixel columns (PC1, …, PCn) corresponding to the pixel columns where an image is displayed, and can generate an output signal (OS) including the range of pixel columns in which the order of the data voltages (VDATA) is changed in the reverse direction, and can provide the output signal (OS) to the channel direction control unit (320).

[0065] As illustrated in FIG. 7, the reverse channel selection unit (310) may store setting values ​​corresponding to the first to fourth modes (M1, M2, M3, M4). The setting values ​​may correspond to the range of pixel columns in which data voltages (VDATA) corresponding to the pixel columns in which an image is displayed among the first to nth pixel columns (PC1, …, PCn) are changed in the reverse direction. In other words, the range of pixel columns in which the image is changed in the reverse direction may correspond to the first to (i-1) pixel columns (PC1, …, PC(i-1)) located in the second display area (11) and the j to nth pixel columns (PCj, …, PCn) located in the third display area (12).

[0066] For example, when the display device (100) is driven in a first mode (M1), the reverse channel selection unit (310) that receives the mode selection signal (MCS) transmits an output signal (OS) to the channel direction control unit (320), but the output signal (OS) may not contain information about the pixel sequence changed in the reverse direction. In other words, in the first mode (M1), only the first display area (10) of the display panel (110) displays an image, so there may not be pixel sequences in which the order of the data voltages (VDATA) is changed in the reverse direction. In this case, the data voltages (VDATA) corresponding to the i-th to (j-1) pixel sequences (PC1, …, PC(i-1)) may be output in the forward direction (e.g., the first order).

[0067] When the display device (100) is driven in a second mode (M2), the reverse channel selection unit (310) that receives the mode selection signal (MCS) can transmit an output signal (OS) corresponding to the second mode (M2) to the channel direction control unit (320). For example, the output signal (OS) corresponding to the second mode (M2) may be a signal that selects the first to (i-1) pixel columns (PC1, …, PC(i-1)) as pixel columns to change the order of the data voltages (VDATA) in the reverse direction. In other words, in the second mode (M2), since an image is displayed in the first display area (10) and the second display area (11) of the display panel (110), the order of the data voltages (VDATA) to be provided to the pixel columns corresponding to the second display area (11) can be changed in the reverse direction. In this case, data voltages (VDATA) corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) can be output in the reverse direction (e.g., second order), and data voltages (VDATA) corresponding to the i to (j-1) pixel columns (PC1, …, PC(i-1)) can be output in the forward direction (e.g., first order).

[0068] Additionally, according to embodiments, a moving member located on the left side of the display device (100) may be slid to extend only a portion of the second display area (11) to the front of the display device (100). For example, when the second display area (11) corresponds to the kth (where k is an integer between 1 and i-1) to (i-1) pixel columns (PCk, …, PC(i-1)) among the first to (i-1) pixel columns (PC1, …, PC(i-1)), the output signal (OS) may be a signal that selects the kth to (i-1) pixel columns (PC1, …, PC(i-1)) as pixel columns to reverse the order of the data voltages (VDATA). In this case, a part of the second display area (11) may be in a state where it is inside the display device (100), and the remaining part of the second display area (11) may be out of the display device (100).

[0069] When the display device (100) is driven in a third mode (M3), the reverse channel selection unit (310) that receives the mode selection signal (MCS) can transmit an output signal (OS) corresponding to the third mode (M3) to the channel direction control unit (320). For example, the output signal (OS) corresponding to the third mode (M3) may be a signal that selects the j to n pixel columns (PCj, …, PCn) as pixel columns to change the order of the data voltages (VDATA) in the reverse direction. In other words, in the third mode (M3), since an image is displayed in the first display area (10) and the third display area (12) of the display panel (110), the order of the data voltages (VDATA) to be provided to the pixel columns corresponding to the third display area (12) can be changed in the reverse direction. In this case, data voltages (VDATA) corresponding to the i-th to (j-1) pixel columns (PC1, …, PC(i-1)) can be output in a forward direction (e.g., in a first order), and data voltages (VDATA) corresponding to the j-th to n-th pixel columns (PCj, …, PCn) can be output in a reverse direction (e.g., in a second order).

[0070] Additionally, according to embodiments, a moving member located on the right side of the display device (100) may be slid to extend only a portion of the third display area (12) to the front of the display device (100). For example, when the third display area (12) corresponds to the j to p (where p is an integer between j and n) pixel columns (PCj, …, PCp) among the j to n) pixel columns (PC1, …, PC(i-1)), the output signal (OS) may be a signal selecting the j to p pixel columns (PCj, …, PCp) as the pixel columns to reverse the order of the data voltages (VDATA). In this case, a portion of the third display area (12) may be in a state where it is in the interior of the display device (100), and the remainder of the third display area (12) may be in a state where it is out of the display device (100).

[0071] When the display device (100) is driven in a fourth mode (M4), the reverse channel selection unit (310) that receives the mode selection signal (MCS) can transmit an output signal (OS) corresponding to the fourth mode (M4) to the channel direction control unit (320). For example, the output signal (OS) corresponding to the fourth mode (M4) may be a signal that selects the first to (i-1) pixel columns (PC1, …, PC(i-1)) and the j to n pixel columns (PCj, …, PCn) as pixel columns to change the order of the data voltages (VDATA) in the reverse direction. In other words, in the fourth mode (M4), since an image is displayed in the first display area (10), the second display area (11), and the third display area (12) of the display panel (110), the order of the data voltages (VDATA) to be provided to the pixel columns corresponding to each of the second and third display areas (11, 12) can be changed in the reverse direction.

[0072] In this case, data voltages (VDATA) corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) can be output in the reverse direction (e.g., the second order), data voltages (VDATA) corresponding to the i to (j-1) pixel columns (PC1, …, PC(i-1)) can be output in the forward direction (e.g., the first order), and data voltages (VDATA) corresponding to the j to n pixel columns (PCj, …, PCn) can be output in the reverse direction (e.g., the second order).

[0073] Additionally, according to embodiments, a moving member located on the left side and a moving member located on the right side of the display device (100) may be slid to extend only a portion of the second display area (11) and a portion of the third display area (12) to the front of the display device (100). For example, if the second display area (11) corresponds to the kth (where k is an integer between 1 and i-1) to (i-1) pixel columns (PCk, …, PC(i-1)) among the first to (i-1) pixel columns (PC1, …, PC(i-1)), and the third display area (12) corresponds to the jth to pth (where p is an integer between j and n) pixel columns (PCj, …, PCp) among the jth to n) pixel columns (PC1, …, PC(i-1)), the output signal (OS) may be a signal that selects the kth to (i-1) pixel columns (PC1, …, PC(i-1)) and the jth to pth pixel columns (PCj, …, PCp) as pixel columns to reverse the order of the data voltages (VDATA). In this case, a portion of each of the second display area (11) and the third display area (12) may be in a state where it is in the interior of the display device (100), and the remaining portion of each of the second display area (11) and the third display area (12) may be out of the display device (100).

[0074] Referring again to FIGS. 6 and 7, the channel direction control unit (320) can receive an output signal (OS). The output signal (OS) may include information regarding the range of pixel columns in which the order of the data voltages (VDATA) corresponding to the pixel columns in which an image is displayed among the first to nth pixel columns (PC1, …, PCn) is changed in the reverse direction. The channel direction control unit (320) can generate a channel direction control signal (CS) based on the output signal (OS) and provide the channel direction control signal (CS) to the shift register (210).

[0075] As illustrated in FIG. 7, the channel direction control unit (320) may store setting values ​​corresponding to the first to fourth modes (M1, M2, M3, M4). The setting values ​​may correspond to the order of data voltages (VDATA) corresponding to the pixel columns in which an image is displayed among the first to nth pixel columns (PC1, …, PCn). In other words, it may be information corresponding to the order of the entire data voltages (VDATA) to which the range of pixel columns to which the order of the data voltages (VDATA) is changed in the reverse direction based on the output signal (OS) is applied (e.g., the order of data voltages (VDATA) corresponding to one pixel row).

[0076] For example, when the display device (100) is driven in the first mode (M1), the channel direction control unit (320) receives an output signal (OS) from the reverse channel selection unit (310), but the output signal (OS) may not contain information about the pixel sequence changed in the reverse direction. In other words, there may be no pixel sequences changed in the reverse direction. Also, in the first mode (M1), since only the first display area (10) of the display panel (110) displays an image, data voltages (VDATA) corresponding to the order of the i-th to (j-1) pixel sequences (PCi, …, PC(j-1)) may be output. Accordingly, the channel direction control unit (320) can generate a channel direction control signal (CS) so that data voltages (VDATA) are output in the order of the i-th to (j-1) pixel sequences (PCi, …, PC(j-1)) and provide the channel direction control signal (CS) to the shift register (210).

[0077] When the display device (100) is driven in a second mode (M2), the channel direction control unit (320) can receive an output signal (OS) from the reverse direction channel selection unit (310) and change the order of the first to (i-1) pixel columns (PC1, …, PC(i-1)) in the reverse direction. Additionally, in the second mode (M2), since an image is displayed in the first display area (10) and the second display area (11) of the display panel (110), data voltages (VDATA) corresponding to the order of the first to (i-1) pixel columns (PC(i-1), …, PC1) and the i to (j-1) pixel columns (PCi, …, PC(j-1)) can be output. Accordingly, the channel direction control unit (320) can generate a channel direction control signal (CS) to output data voltages (VDATA) in the order of the first (i-1) to first pixel columns (PC(i-1), …, PC1) and the i to j-1 pixel columns (PCi, …, PC(j-1)), and provide the channel direction control signal (CS) to the shift register (210).

[0078] When the display device (100) is driven in the third mode (M3), the channel direction control unit (320) receives an output signal (OS) from the reverse direction channel selection unit (310) and can change the order of the j to n pixel columns (PCj, …, PCn) in the reverse direction. Additionally, in the third mode (M3), since an image is displayed in the first display area (10) and the third display area (12) of the display panel (110), data voltages (VDATA) corresponding to the order of the first to (i-1) pixel columns (PC1, …, PC(i-1)) and the n to j pixel columns (PCn, …, PCj) can be output. Accordingly, the channel direction control unit (320) can generate a channel direction control signal (CS) to output data voltages (VDATA) in the order of the first to (i-1) pixel columns (PC1, …, PC(i-1)) and the n to j pixel columns (PCn, …, PCj), and provide the channel direction control signal (CS) to the shift register (210).

[0079] When the display device (100) is driven in the fourth mode (M4), the channel direction control unit (320) receives an output signal (OS) from the reverse direction channel selection unit (310) and can change the order of the data voltages (VDATA) of the first to (i-1) pixel columns (PC1, …, PC(i-1)) and the j to n pixel columns (PCj, …, PCn) in the reverse direction. Additionally, in the fourth mode (M4), since an image is displayed in the first display area (10), the second display area (11), and the third display area (12) of the display panel (110), data voltages (VDATA) corresponding to the order of the first to (i-1) pixel columns (PC(i-1), …, PC1), the i to (j-1) pixel columns (PCi, …, PC(j-1)), and the n to j pixel columns (PCn, …, PCj) can be output. Accordingly, the channel direction control unit (320) can generate a channel direction control signal (CS) containing such information so that data voltages (VDATA) are output in the order of the first (i-1) to first pixel columns (PC(i-1), …, PC1), the i to (j-1) pixel columns (PCi, …, PC(j-1)), and the n to j pixel columns (PCn, …, PCj), and provide the channel direction control signal (CS) to the shift register (210).

[0080] Referring again to FIG. 6, the shift register (210) can receive a channel direction control signal (CS). The shift register (210) can generate a sampling signal (SS) based on the channel direction control signal (CS). The shift register (210) can transmit the sampling signal (SS) to a data sampling latch (220).

[0081] The data sampling latch (220) can receive input image data (IDATA) and a sampling signal (SS). The data sampling latch (220) can sample the input image data (IDATA) based on the sampling signal (SS). The input image data (IDATA) may include information on pixel data corresponding to the first to nth pixel columns (PC1, …, PCn). Here, when the display device (100) is driven in the first mode (M1), pixel data corresponding to the ith to (j-1)th pixel columns (PCi, …, PC(j-1)) in the forward order may be sampled. When the display device (100) is driven in a second mode (M2), pixel data corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) whose order is reversed, and pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)) whose order is forward, may be sampled. When the display device (100) is driven in a third mode (M3), pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)) whose order is forward, and pixel data corresponding to the j to n pixel columns (PCj, …, PCn) whose order is reversed may be sampled. When the display device (100) is driven in a fourth mode (M4), pixel data corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) with the order reversed, pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)) with the order forward, and pixel data corresponding to the j to n pixel columns (PCj, …, PCn) with the order reversed can be sampled. The data sampling latch (220) can provide the sampled input image data (IDATA) to the data holding latch (230).

[0082] The data holding latch (230) can receive the sampled input image data (IDATA). The data holding latch (230) can store the input image data (IDATA) sampled by the data sampling latch (220). The data holding latch (230) can provide the stored input image data (IDATA) to the level shifter (240).

[0083] The level shifter (240) can receive the stored input image data (IDATA). The level shifter (240) can change the voltage level of the input image data (IDATA) received from the data holding latch (230) to a voltage level suitable for the digital-to-analog converter (250). The level shifter (240) can provide the input image data (IDATA) with the changed voltage level to the digital-to-analog converter (250).

[0084] The digital-to-analog converter (250) can receive input image data (IDATA) with a changed voltage level. The digital-to-analog converter (250) can convert the input image data (IDATA) in digital form into an analog data voltage using a gamma reference voltage (VGREF). Here, the data voltage converted into an analog form is defined as data voltages (VDATA). The digital-to-analog converter (250) can provide the data voltages (VDATA) to a buffer (260).

[0085] The buffer (260) can receive data voltages (VDATA). The buffer (260) can be electrically connected to the pad electrodes (PAD), and the data voltages (VDATA) can be provided to the pad electrodes (PAD).

[0086] A display device (100) according to exemplary embodiments of the present invention includes a reverse channel selection unit (310) and a channel direction control unit (320), thereby allowing the display quality of the display device (100) to be improved by adjusting the order of data voltages (VDATA) output from a data driver (120) to a display panel (110) to correspond to first to fourth modes (M1, M2, M3, M4).

[0087] However, although the display panel (110) of the present invention has been described as including first to third display areas (10, 11, 12), the configuration of the present invention is not limited thereto. For example, in other exemplary embodiments, the display panel (110) may include a configuration including a first display area (10) and a second display area (11), a configuration including a first display area (10) and a third display area (12), etc. In such cases, the driving method of each of the reverse channel selection unit (310) and the channel direction control unit (320) may also be appropriately changed according to the configuration of the display panel (110).

[0088] FIG. 8 is a block diagram illustrating a method of driving a display device according to exemplary embodiments of the present invention.

[0089] Referring to FIG. 8, a driving method of a display device (100) comprises the steps of: receiving a mode selection signal (MCS) (810); checking whether the mode selection signal (MCS) is one selected from the second to fourth modes (M2, M3, M4) among the first to fourth modes (M1, M2, M3, M4) (820); selecting a range of pixel columns in which the order of data voltages (VDATA) corresponding to the pixel columns in which an image is displayed is changed in the reverse direction (830); outputting an output signal (OS) including the range of pixel columns in which the order of data voltages (VDATA) is changed in the reverse direction (840); outputting a channel direction control signal (CS) including the order of all data voltages (VDATA) to which the range of pixel columns in which the order of data voltages (VDATA) is changed in the reverse direction is applied (850); generating a sampling signal (SS) based on the channel direction control signal (CS), and then the sampling signal (SS). Based on the input image data (IDATA), the method may include a step (860) of sampling the input image data (IDATA), a step (870) of storing the sampled input image data (IDATA), a step (880) of changing the voltage level of the stored input image data (IDATA), a step (890) of changing the input image data (IDATA) with the changed voltage level in digital form into data voltages (VDATA) in analog form, and a step (900) of outputting the data voltages (VDATA).

[0090] Referring again to FIGS. 6, 7, and 8, the reverse channel selection unit (310) can receive a mode selection signal (MCS). The mode selection signal (MCS) may include information on the operating mode of the display device (100) operating in one of the first to fourth modes (M1, M2, M3, M4).

[0091] The reverse channel selection unit (310) can check whether the mode selection signal (MCS) is one of the second to fourth modes (M2, M3, M4).

[0092] When the mode selection signal (MCS) is one selected from the second to fourth modes (M2, M3, M4) among the first to fourth modes (M1, M2, M3, M4), the reverse channel selection unit (310) can select a range of pixel columns in which the order of the data voltages (VDATA) is changed in the reverse direction among the first to n pixel columns (PC1, …, PCn) corresponding to the pixel columns where an image is displayed.

[0093] The reverse channel selection unit (310) can generate an output signal (OS) including a range of pixel columns in which the order of the data voltages (VDATA) is changed in the reverse direction, and can output the output signal (OS).

[0094] The channel direction control unit (320) can receive an output signal (OS). The output signal (OS) may include information regarding the range of pixel columns in which the order of data voltages (VDATA) is changed in the reverse direction among the pixel columns in which an image is displayed among the first to nth pixel columns (PC1, …, PCn). The channel direction control unit (320) may store setting values ​​corresponding to the first to fourth modes (M1, M2, M3, M4). The setting values ​​may correspond to the order of data voltages (VDATA) corresponding to the pixel columns in which an image is displayed among the first to nth pixel columns (PC1, …, PCn). In other words, it may be information corresponding to the order of the entire data voltages (VDATA) to which the range of pixel columns in which the order of data voltages (VDATA) is changed in the reverse direction based on the output signal (OS) is applied. The channel direction control unit (320) can generate a channel direction control signal (CS) including the set value based on the output signal (OS) and can output the channel direction control signal (CS).

[0095] The shift register (210) can receive a channel direction control signal (CS). The shift register (210) can generate a sampling signal (SS) based on the channel direction control signal (CS) and can output the channel direction control signal (CS).

[0096] The data sampling latch (220) can receive input image data (IDATA) and a sampling signal (SS). The data sampling latch (220) can sample the input image data (IDATA) based on the sampling signal (SS). The input image data (IDATA) may include information on pixel data corresponding to the first to nth pixel columns (PC1, …, PCn). Here, when the display device (100) is driven in the first mode (M1), pixel data corresponding to the ith to (j-1) pixel columns (PCi, …, PC(j-1)) may be sampled. When the display device (100) is driven in a second mode (M2), pixel data corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) with the order reversed and pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)) may be sampled. When the display device (100) is driven in a third mode (M3), pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)) and pixel data corresponding to the j to n pixel columns (PCj, …, PCn) with the order reversed may be sampled. When the display device (100) is driven in a fourth mode (M4), pixel data corresponding to the first to (i-1) pixel columns (PC1, …, PC(i-1)) with the order reversed, pixel data corresponding to the i to (j-1) pixel columns (PCi, …, PC(j-1)), and pixel data corresponding to the j to n pixel columns (PCj, …, PCn) with the order reversed can be sampled. The data sampling latch (220) can output the sampled input image data (IDATA).

[0097] The data holding latch (230) can receive the sampled input image data (IDATA). The data holding latch (230) can store the input image data (IDATA) sampled by the data sampling latch (220). The data holding latch (230) can output the stored input image data (IDATA).

[0098] The level shifter (240) can receive the stored input image data (IDATA). The level shifter (240) can change the voltage level of the input image data (IDATA) received from the data holding latch (230) to a voltage level suitable for the digital-to-analog converter (250). The level shifter (240) can output the input image data (IDATA) with the changed voltage level.

[0099] The digital-to-analog converter (250) can receive input image data (IDATA) with a changed voltage level. The digital-to-analog converter (250) can convert the input image data (IDATA) in digital form into an analog data voltage using a gamma reference voltage (VGREF). Here, the data voltage converted into an analog form is defined as data voltages (VDATA). The digital-to-analog converter (250) can output the data voltages (VDATA).

[0100] The buffer (260) can receive data voltages (VDATA) and output data voltages (VDATA). The buffer (260) can be electrically connected to pad electrodes (PAD), and data voltages (VDATA) can be provided to the pad electrodes (PAD).

[0101] In a driving method of a display device (100) according to exemplary embodiments of the present invention, a reverse channel selection unit (310) and a channel direction control unit (320) can adjust the order of data voltages (VDATA) output from a data driver (120) to a display panel (110) so as to correspond to first to fourth modes (M1, M2, M3, M4). Accordingly, the display quality of the display device (100) can be improved.

[0102] FIG. 9 is a block diagram showing an electronic device including a display device according to embodiments of the present invention.

[0103] Referring to FIG. 9, the electronic device (1100) may include a host processor (1110), a memory device (1120), a storage device (1130), an input / output device (1140), a power supply (1150), and a display device (1160). The electronic device (1100) may further include several ports capable of communicating with a video card, sound card, memory card, USB device, etc., or with other systems.

[0104] The host processor (1110) can perform specific calculations or tasks. According to an embodiment, the host processor (1110) may be an application processor (AP), a graphics processing unit (GPU), a microprocessor, a central processing unit (CPU), etc. The host processor (1110) may be connected to other components via an address bus, a control bus, a data bus, etc. According to an embodiment, the host processor (1110) may also be connected to an expansion bus, such as a peripheral component interconnect (PCI) bus.

[0105] The memory device (1120) can store data necessary for the operation of the electronic device (1100). For example, the memory device (1120) may include non-volatile memory devices such as EPROM (erasable programmable read-only memory), EEPROM (electrically erasable programmable read-only memory), flash memory, PRAM (phase change random access memory), RRAM (resistance random access memory), NFGM (nano floating gate memory), PoRAM (polymer random access memory), MRAM (magnetic random access memory), FRAM (ferroelectric random access memory), and / or volatile memory devices such as DRAM (dynamic random access memory), SRAM (static random access memory), and mobile DRAM.

[0106] The storage device (1130) may include a solid state drive (SSD), a hard disk drive (HDD), a CD-ROM, etc. The input / output device (1140) may include input means such as a keyboard, a keypad, a touchpad, a touchscreen, a mouse, etc., and output means such as a speaker, a printer, etc. The power supply (1150) may supply power required for the operation of the electronic device (1100). The display device (1160) may be connected to other components through the buses or other communication links.

[0107] The display device (1160) may include a display panel including a plurality of pixels, a controller, a data driver, a gate driver, a power supply, a gamma reference voltage generator, etc. Here, the data driver may include a reverse channel selector, a channel direction control unit, a shift register, a data sampling latch, a data holding latch, a level shifter, a digital-to-analog converter, and a buffer. In exemplary embodiments, the display device (1160) may improve the display quality of the display device (1160) by including the reverse channel selector and the channel direction control unit, thereby adjusting the order of data voltages output from the data driver to the display panel to correspond to the first to fourth modes.

[0108] According to embodiments, the electronic device (1000) may be any electronic device including a display device (1160) such as a mobile phone, a smartphone, a tablet computer, a digital television, a 3D TV, a virtual reality (VR) device, a personal computer PC, a home electronic device, a laptop computer, a personal digital assistant PDA, a portable multimedia player PMP, a digital camera, a music player, a portable game console, a navigation device, etc.

[0109] Although the foregoing description refers to exemplary embodiments of the present invention, those skilled in the art will understand that various modifications and changes can be made to the present invention without departing from the spirit and scope of the invention as set forth in the following claims. Industrial applicability

[0110] The present invention can be applied to various electronic devices capable of being equipped with a display device. For example, the present invention is applicable to numerous electronic devices such as vehicle display devices, marine display devices, aircraft display devices, portable communication devices, exhibition display devices, information transmission display devices, medical display devices, etc. Explanation of the symbols

[0111] 100: Display device 110: Display panel 120: Data driver 140: Gate driver 150: Controller 160: Power supply 180: Gamma reference voltage generator 210: Shift register 220: Data sampling latch 230: Data holding latch 240: Level shifter 250: Digital-to-analog converter 260: Buffer 310: Reverse Channel Selector 320: Channel Direction Control Unit

Claims

Claim 1 A sliderable display device comprising: a first display area, a second display area capable of being moved inward and outward from the display device, and a pad area located on one side of the first display area, and pixels disposed in the first and second display areas, and a display panel driven in a first mode in which an image is displayed in the first display area or in a second mode in which an image is displayed in the first and second display areas; and a data driver that generates data voltages based on pixel data, outputs the data voltages to the pixels, and controls the order of the data voltages output in the second mode, wherein the data driver includes a reverse channel selection unit that receives a mode selection signal containing information of the first mode or the second mode, selects a range of pixels among the pixels in which the order of the data voltages is changed in the reverse direction based on the mode selection signal, and generates an output signal including the range of pixels in which the order of the data voltages is changed in the reverse direction; and a channel direction control unit that receives the output signal and generates a channel direction control signal including the order of all data voltages based on the output signal. Claim 2 delete Claim 3 A display device according to claim 1, wherein the data driver outputs data voltages in a first order to the pixels placed in the first display area when driven in the first mode, and in the first mode, the second display area is in an in state located inside the display device, and no image is displayed in the second display area. Claim 4 A display device according to claim 1, wherein the data driver outputs data voltages in a first order to the pixels placed in the first display area when driven in the second mode, and outputs data voltages in a second order opposite to the first order to the pixels placed in the second display area, wherein in the second mode, the second display area is in an out state located outside the display device, and an image is displayed in the second display area. Claim 5 A display device according to claim 1, wherein the display panel further comprises a third display area capable of being moved inward into the display device and outward from the display device, and pixels disposed in the third display area, wherein an image is displayed in the first and third display areas in a third mode. Claim 6 A display device according to claim 5, wherein the data driver outputs data voltages in a first order to the pixels placed in the first display area when driven in the third mode, and outputs data voltages in a second order opposite to the first order to the pixels placed in the third display area. Claim 7 A display device according to claim 6, wherein in the third mode, the second display area is in an in state located inside the display device and no image is displayed in the second display area, and the third display area is in an out state located outside the display device and an image is displayed in the third display area. Claim 8 A display device according to claim 5, wherein the first display area is located between the second display area and the third display area, and the display panel corresponding to the second display area, the first display area, and the third display area is formed integrally. Claim 9 A display device according to claim 5, characterized in that the pad area does not overlap with the second and third display areas. Claim 10 A display device according to claim 5, wherein the display panel further comprises a fourth mode in which an image is displayed in the first, second, and third display areas. Claim 11 A display device according to claim 10, wherein the data driver outputs data voltages in a first order to the pixels placed in the first display area when driven in the fourth mode, outputs data voltages in a second order opposite to the first order to the pixels placed in the second display area, and outputs data voltages in the second order to the pixels placed in the third display area. Claim 12 A display device according to claim 11, wherein in the fourth mode, the second display area is in an out state located outside the display device and an image is displayed in the second display area, and the third display area is in an out state located outside the display device and an image is displayed in the third display area. Claim 13 A display device according to claim 5, further comprising: first to n (where n is an integer greater than or equal to 6) pads disposed in the pad area; and first to n data lines connecting the first to n pads and the pixels, wherein the pixels are defined as first to n (where n is an integer greater than or equal to 6) pixel columns. Claim 14 A display device according to claim 13, wherein the pixels placed in the second display area are defined as the first to (i-1) pixel columns among the first to n pixel columns, the pixels placed in the first display area are defined as the i to (j-1) pixel columns among the first to n pixel columns, and the pixels placed in the third display area are defined as the j to n pixel columns among the first to n pixel columns. Claim 15 A display device according to claim 14, wherein the pixel located at the bottom of the first pixel column is connected to the (i-1) pad through the (i-1) data line, and the (i-1) data line is placed in the pad area, the first display area, and the second display area, and wherein the pixel located at the bottom of the (i-1) pixel column is connected to the first pad through the first data line, and the first data line is placed in the pad area, the first display area, and the second display area. Claim 16 A display device according to claim 15, wherein the pixel located at the bottom of the n-th pixel column is connected to the j-th pad through the j-th data line, and the j-th data line is positioned in the pad area, the first display area, and the third display area, and the pixel located at the bottom of the j-th pixel column is connected to the n-th pad through the n-th data line, and the n-th data line is positioned in the pad area, the first display area, and the third display area. Claim 17 A display device according to claim 16, wherein the pixel located at the bottom of the i-th pixel column can be connected to the i-th pad through the i-th data line, and the i-th data line is placed in the pad area and the first display area, and the pixel located at the bottom of the (j-1)-th pixel column is connected to the (j-1)-th pad through the (j-1)-th data line, and the (j-1)-th data line is placed in the pad area and the first display area. Claim 18 A display device according to claim 1, further comprising: a controller that generates pixel data and provides the pixel data to the data driver; a gate driver that generates a gate signal and provides the gate signal to the display panel; and a power supply unit that generates a first power supply voltage and a second power supply voltage and provides the first and second power supply voltages to the display panel. Claim 19 A method for driving a display device comprising a display panel including a first display area, a second display area capable of being moved inward into the display device and outward from the display device, and a third display area capable of being moved inward into the display device and outward from the display device, the method comprising: receiving a mode selection signal indicating one of a first mode in which an image is displayed only in the first display area, a second mode in which an image is displayed in the first and second display areas, a third mode in which an image is displayed in the first and third display areas, and a fourth mode in which an image is displayed in the first, second, and third display areas; if the mode selection signal indicates one of the second to fourth modes, selecting a range of pixel columns in which the order of data voltages corresponding to the pixel columns in which the image is displayed is changed in the reverse direction among the pixel columns; and outputting an output signal including the range of pixel columns in which the order of data voltages is changed in the reverse direction. A driving method for a display device characterized by including the step of outputting a channel direction control signal including the order of all data voltages to which the range of pixel columns to which the order of the data voltages is changed in the reverse direction is applied. Claim 20 A driving method for a display device according to claim 19, further comprising: a step of generating a sampling signal based on the channel direction control signal, and then sampling input image data based on the sampling signal; a step of storing the sampled input image data; a step of changing the voltage level of the stored input image data; a step of changing the input image data with the changed voltage level in digital form into data voltages in analog form; and a step of outputting the data voltages.