Display modules, displays and terminals

By adjusting the signal line structure in the OLED display screen, it overlaps in the transparent sub-pixel areas without forming a diffraction grating, the problem of low transmittance of the display screen is solved and the lighting effect of the optical device is improved.

CN113937129BActive Publication Date: 2025-03-25HUAWEI TECH CO LTD
View PDF 2 Cites 0 Cited by

Patent Information

Application Number
CN202010605443.9
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Filing Date
2020-06-29
Publication Date
2025-03-25
Estimated Expiration
2040-06-29

AI Technical Summary

Technical Problem

The transmittance of the OLED display is low, resulting in insufficient light amount of optical devices on the back, affecting performance.

Method used

By adjusting the structure of the first signal line and the second signal line, the orthoprojection on the substrate overlaps in the region where the transparent sub-pixel is located, and no diffraction grating is formed, thereby reducing the influence of the signal line on the light and improving the transmittance.

Benefits of technology

The transmittance of the display screen is improved, the area of ​​transparent sub-pixel areas is increased, the occlusion of light by signal lines is reduced, and the lighting effect of the optical device is further improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN113937129B_ABST
    Figure CN113937129B_ABST
Patent Text Reader

Abstract

The present application provides a display module, a display screen and a terminal for improving the transmittance of an OLED display screen. The display module includes: a substrate; a plurality of first signal lines, arranged on the substrate and insulated from each other; a plurality of second signal lines, arranged on the substrate and insulated from each other; a plurality of second signal lines and a plurality of first signal lines extending in the same direction, insulated and alternately arranged; at least one first sub-pixel array, arranged on the substrate; the first sub-pixel array includes a plurality of first light-emitting sub-pixels and a plurality of transparent sub-pixels, and the plurality of first light-emitting sub-pixels and the plurality of transparent sub-pixels are mixedly arranged; a first signal line group is arranged between adjacent rows of sub-pixels of the first sub-pixel array, and the first signal line group includes a first signal line and a second signal line; the orthographic projections of the first signal line and the second signal line in at least one first signal line group on the substrate overlap in the area where the transparent sub-pixel is located.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present application relates to the field of display technology, and in particular to a display module, a display screen and a terminal. Background Art

[0002] With the development of display technology, terminal devices with high screen-to-body ratio have become a product type that is more popular among consumers. However, since optical devices need to collect light on the side where the terminal device display surface is located, they must occupy a certain area on the terminal device display surface, thus becoming the main factor limiting the full-screen display of terminal devices.

[0003] For terminal devices including organic light-emitting diode (OLED) display screens, since OLED display screens are not completely opaque, in order to simplify the structure, a commonly used design is to place the optical device on the back of the OLED display screen, with the light-receiving surface of the optical device facing the back of the OLED display screen. However, since the transmittance of the OLED display screen is only about 3%-5%, when the optical device is placed on the back of the OLED display screen, the performance of the optical device is affected due to the small amount of light entering the optical device.

[0004] Therefore, how to improve the transmittance of the OLED display screen when the optical device is disposed on the back of the OLED display screen, thereby increasing the amount of light received by the optical device, becomes a technical problem that needs to be solved by those skilled in the art. Summary of the invention

[0005] The embodiments of the present application provide a display module, a display screen and a terminal for solving the problem of how to improve the transmittance of an OLED display screen.

[0006] To achieve the above purpose, this embodiment adopts the following technical solutions:

[0007] In the first aspect, a display module is provided, comprising: a substrate; a plurality of first signal lines, arranged on the substrate and insulated from each other; a plurality of second signal lines, arranged on the substrate and insulated from each other; the plurality of second signal lines and the plurality of first signal lines extend in the same direction, are insulated and alternately arranged; at least one first sub-pixel array, arranged on the substrate; the first sub-pixel array comprises a plurality of first light-emitting sub-pixels and a plurality of transparent sub-pixels, the plurality of first light-emitting sub-pixels and the plurality of transparent sub-pixels are mixedly arranged; a first signal line group is arranged between adjacent rows of sub-pixels of the first sub-pixel array, the first signal line group comprises one first signal line and one second signal line; the orthographic projections of the first signal line and the second signal line in at least one of the first signal line groups on the substrate overlap in the area where the transparent sub-pixel is located. The embodiment of the present application adjusts the structure of the first signal line and the second signal line so that the orthographic projections of the first signal line and the second signal line on the substrate overlap in the area where the transparent sub-pixel is located, and the overlapping part of the orthographic projections of the first signal line and the second signal line do not form a diffraction grating. Therefore, the structure of the first signal line and the second signal line provided in the embodiment of the present application can reduce the diffraction grating formed between the first signal line and the second signal line, thereby reducing the influence of the first signal line and the second signal line on the light incident on the display screen, and improving the transmittance of the display screen. In addition, after the first signal line and the second signal line have an overlap in the area where the transparent sub-pixel is located, the area of ​​the area where the transparent sub-pixel is located can be increased, reducing the shielding of the first signal line and the second signal line on the area where the transparent sub-pixel is located, and improving the transmittance of the area where the transparent sub-pixel is located. Therefore, the lighting effect of the optical device can be further improved.

[0008] Optionally, the first signal line includes at least one first sub-signal line and at least one second sub-signal line, the first sub-signal line is arranged in parallel with the second sub-signal line and the two are alternately connected along the extension direction of the first signal line; in the same first signal line group, the positive projection of the second sub-signal line on the substrate overlaps with the positive projection of the second signal line on the substrate; wherein the second sub-signal line is located in the area where the transparent sub-pixel is located, and the second sub-signal line and the second signal line are arranged in different layers. Thus, a short circuit between the second sub-signal line and the second signal line is avoided.

[0009] Optionally, the second sub-signal line and the first sub-signal line are arranged in different layers, thereby the second sub-signal line can be jumped to other film layers, thereby improving the insulation performance between the second sub-signal line and the first signal line.

[0010] Optionally, the first sub-signal line and the second signal line are arranged in the same layer or in different layers, thereby making the line more flexible.

[0011] Optionally, the second sub-signal line is arranged on the same layer as the first sub-signal line; in the same first signal line group, the orthographic projection of the first sub-signal line on the substrate is parallel to the orthographic projection of the second signal line on the substrate. Thus, the second sub-signal line and the first sub-signal line can be arranged on the same layer without having to jump the line to other film layers, thereby improving the flexibility of the circuit.

[0012] Optionally, the display screen further includes a plurality of third signal lines insulated from each other and a plurality of fourth signal lines insulated from each other; the plurality of third signal lines are parallel to, insulated from, and alternately arranged on the substrate with the plurality of fourth signal lines; the second sub-signal line is arranged in the same layer as the third signal line and / or the fourth signal line; wherein the first signal line intersects the third signal line. Thus, when preparing the second sub-signal line, the third sub-signal line and the fourth signal line can be prepared in the same process, which can simplify the preparation process. In addition, the third sub-signal line and the fourth signal line are arranged in the same layer as the second sub-signal line, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen lighter and thinner.

[0013] Optionally, the display screen further includes a plurality of third signal lines insulated from each other and a plurality of fourth signal lines insulated from each other; the plurality of third signal lines and the plurality of fourth signal lines extend in the same direction, are insulated, and are alternately arranged on the substrate; a second signal line group is arranged between adjacent rows of sub-pixels of the first sub-pixel array, the second signal line group includes one third signal line and one fourth signal line; the orthographic projections of at least one third signal line and the fourth signal line in the second signal line group on the substrate overlap in the area where the transparent sub-pixel is located; wherein the first signal line intersects with the third signal line. Thus, the transmittance of the display screen is further improved.

[0014] Optionally, the third signal line includes at least one third sub-signal line and at least one fourth sub-signal line, the third sub-signal line is arranged in parallel with the fourth sub-signal line and the two are alternately connected along the extension direction of the third signal line; in the same second signal line group, the orthographic projection of the fourth sub-signal line on the substrate overlaps with the orthographic projection of the fourth signal line on the substrate; wherein the fourth sub-signal line is located in the area where the transparent sub-pixel is located, and the fourth sub-signal line and the fourth signal line are arranged in different layers. Thus, the insulation performance of the fourth sub-signal line and the fourth signal line is improved.

[0015] Optionally, the fourth signal sub-line and the third signal sub-line are arranged in different layers, thereby improving the insulation between the fourth signal sub-line and the third signal sub-line.

[0016] Optionally, the third sub-signal line and the fourth signal line are arranged in the same layer or in different layers, thereby improving the flexibility of wiring.

[0017] Optionally, the fourth sub-signal line is arranged in the same layer as the third sub-signal line; in the same second signal line group, the orthographic projection of the third sub-signal line on the substrate is parallel to the orthographic projection of the fourth signal line on the substrate. Thus, there is no need to jump the line to other film layers, which improves the flexibility of the circuit.

[0018] Optionally, each of the fourth sub-signal lines is located in an area where the transparent sub-pixel is located, and adjacent fourth sub-signal lines are connected through the third sub-signal line; the orthographic projection of the first signal line on the substrate does not overlap with the orthographic projection of the fourth sub-signal line on the substrate, and intersects with the orthographic projection of the third sub-signal line on the substrate. Thus, a fourth sub-signal line is located in a transparent sub-pixel area and does not intersect with a signal line (such as the first signal line) located at a boundary between two adjacent transparent sub-pixels.

[0019] Optionally, the fourth sub-signal line is disposed in the same layer as the second signal line. Thus, when the second sub-signal line is prepared, the fourth sub-signal line can be prepared in the same process, which can simplify the preparation process. In addition, the fourth sub-signal line is disposed in the same layer as the second sub-signal line, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen lighter and thinner.

[0020] Optionally, the fourth signal line is arranged in a different layer from the first signal line and the second signal line; the fourth signal line passes through at least one region where the transparent sub-pixel is located along its extension direction. Thus, the number of fourth signal lines can be reduced to reduce the complexity of the third signal line.

[0021] Optionally, each of the second sub-signal lines is located in an area where the transparent sub-pixel is located, and the first sub-signal line crosses the boundary between two adjacent transparent sub-pixels; the orthographic projection of the third signal line on the substrate and / or the orthographic projection of the fourth signal line on the substrate do not overlap with the orthographic projection of the second sub-signal line on the substrate, and intersect with the orthographic projection of the first sub-signal line on the substrate. Thus, a second sub-signal line is located in a transparent sub-pixel area and does not intersect with a signal line (such as the third signal line and the fourth signal line) located at the boundary between two adjacent transparent sub-pixels, thereby reducing circuit complexity.

[0022] Optionally, when the first signal line includes at least one first sub-signal line and at least one second sub-signal line, the second sub-signal line is disposed on the same layer as the third signal line or the fourth signal line, thereby improving the flexibility of routing.

[0023] Optionally, when the first signal line includes at least one first sub-signal line and at least one second sub-signal line, the second sub-signal line and the third signal line and the fourth signal line are all arranged in different layers, and the second sub-signal line passes through at least one region where the transparent sub-pixel is located along its extension direction. Thus, the number of second sub-signal lines is reduced to reduce the complexity of the first signal line.

[0024] Optionally, the first signal line and the third signal line are gate lines and data lines for each other, thereby improving the flexibility of routing.

[0025] Optionally, the plurality of first luminous sub-pixels are divided into a plurality of luminous pixels, each of which includes at least three adjacent first luminous sub-pixels for displaying three primary colors respectively; the plurality of transparent sub-pixels are divided into a plurality of transparent pixels, the number of transparent sub-pixels included in each transparent pixel is equal to the number of first luminous sub-pixels included in the luminous pixel, and the plurality of transparent sub-pixels in the same transparent pixel are adjacent; in the first sub-pixel array, the luminous pixels and the transparent pixels are mixedly arranged. Thus, the lighting effect of the optical device can be improved.

[0026] Optionally, the first light-emitting sub-pixels in the same row arranged along the extension direction of the first signal line are connected to the first signal line and the second signal line; and / or, the first light-emitting sub-pixels in the same row arranged along the extension direction of the third signal line are connected to the third signal line and the fourth signal line. Thus, the driving signal can be transmitted from one side of the display screen to the first signal line and the second signal line, and / or the third signal line and the fourth signal line, that is, unilateral driving, with a simple structure.

[0027] Optionally, the first light-emitting sub-pixel includes a driving circuit and a light-emitting device; the driving circuit is connected to the first signal line, the second signal line and the light-emitting device; the light-emitting device includes a first cathode, a first anode and an electroluminescent layer located between the first cathode and the first anode; the transparent sub-pixel includes a second cathode, and the second cathode and the first cathode are an integral structure. Thus, the first cathode and the second cathode are a whole-layer structure, which can reduce patterning.

[0028] Optionally, the first signal line and the second signal line are both data lines DL or power voltage lines ELVDD.

[0029] Optionally, the pixel driving circuit of the display module adopts a 7T1C structure, then the first signal line and the second signal line are any two different signal lines among the enable signal line EM, the first gate scan signal line N-1, the second gate scan signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0030] Optionally, the pixel driving circuit of the display module adopts a 2T1C structure, and the first signal line and the second signal line are both any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0031] Optionally, the third signal line and the fourth signal line are a data line DL and a power voltage line ELVDD respectively.

[0032] Optionally, the pixel driving circuit of the display module adopts a 7T1C structure, and the third signal line and the fourth signal line are any two different signal lines among the enable signal line EM, the first gate scan signal line N-1, the second gate scan signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0033] Optionally, the pixel driving circuit of the display module adopts a 2T1C structure, and the third signal line and the fourth signal line are any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0034] A second aspect of the present application provides a display screen, comprising the display module as described above.

[0035] In a third aspect of the present application, a terminal is provided, comprising the display screen as described above; the terminal further comprises an optical device; the optical device is arranged on the back of the display screen, and the light receiving surface faces the display screen, and the orthographic projection of the optical device on the display screen is located in the area where the first sub-pixel array is located. Therefore, the terminal adopts the above display screen to improve the lighting effect of the optical device. BRIEF DESCRIPTION OF THE DRAWINGS

[0036] Figure 1a A schematic diagram of the disassembled structure of a terminal provided in an embodiment of the present application;

[0037] Figure 1b A schematic diagram of the structure of a display screen with an optical device provided in an embodiment of the present application;

[0038] Figure 2a A schematic diagram of the structure of a display screen provided in an embodiment of the present application;

[0039] Figure 2b A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0040] Figure 2c for Figure 2b A circuit diagram of a light-emitting sub-pixel;

[0041] Figure 2d for Figure 2b Another circuit diagram of the light-emitting sub-pixel;

[0042] Figure 2e A schematic diagram of a partial structure of a display screen with an optical device provided in an embodiment of the present application;

[0043] Figure 2f for Figure 2e A schematic diagram of the structure of the pixel definition layer;

[0044] Figure 3 A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0045] Figure 4a-4d A schematic diagram of a structure in which the first display area of ​​a display screen provided in an embodiment of the present application is located on one side of the second display area;

[0046] Figure 5a-5f A schematic diagram of a structure in which a second display area of ​​a display screen provided in an embodiment of the present application surrounds a first display area;

[0047] Figure 6a A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0048] Figure 6b A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0049] Figure 6c A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0050] Figure 6d A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0051] Figure 6e A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0052] Figure 6f A schematic structural diagram of another display screen with an optical device provided in an embodiment of the present application;

[0053] Figure 7a A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0054] Figure 7b A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0055] Figure 7c A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0056] Figure 7d A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0057] Figure 7e A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0058] Figure 8a A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0059] Figure 8b A method provided in the embodiment of the present application Figure 8a A1-A2 sectional view;

[0060] Figure 8c Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0061] Figure 8d A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0062] Figure 8e Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0063] Figure 8f Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0064] Figure 8g Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0065] Figure 9a Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0066] Figure 9b Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0067] Fig.9c Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0068] Figure 9d Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0069] Fig.9e Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0070] Fig.10a Another embodiment of the present application provides Figure 8aA1-A2 sectional view;

[0071] Fig.10b Another embodiment of the present application provides Figure 8a A1-A2 sectional view;

[0072] Fig.11 A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0073] Fig.12a A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0074] Figure 12b A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0075] Fig.12c A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0076] Fig.12d A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0077] Fig.12e A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0078] Fig.13a A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0079] Fig.13b A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0080] Fig.13c A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0081] Fig.13d A schematic diagram of the structure of another display screen provided in an embodiment of the present application;

[0082] Fig.14a A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0083] Fig.14b A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0084] Fig.14c A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0085] Fig.14d A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0086] Fig.14e A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0087] Fig.14f A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0088] Figure 14g A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0089] Figure 14h A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0090] Fig.14i A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0091] Fig.15a A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0092] Fig.15b A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0093] Fig.15c A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0094] Fig.15d A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0095] Fig.15e A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0096] Fig.15f A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0097] Figure 15g A method provided in the embodiment of the present application Fig.13a Sectional view along B1-B2 direction;

[0098] Fig.15h A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0099] Fig.15i A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0100] Fig.15j A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0101] Figure 15k A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0102] Fig.16a A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0103] Fig.16b A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0104] Fig.16c A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0105] Fig.16d A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0106] Fig.16e A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0107] Fig.16f A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2 direction;

[0108] Figure 16g A method provided in the embodiment of the present application Fig.13a Cross-sectional view along B1-B2.

[0109] Reference numerals:

[0110] 1-terminal; 2-display screen; 3-middle frame; 4-housing; 5-cover plate; 6-optical device; 10-first signal line; 20-second signal line; 100-first signal line group; 23-substrate; 25-pixel defining layer; 251-blocking wall; 252-first opening; DETAILED DESCRIPTION

[0111] The technical solutions in the embodiments of the present application will be described below in conjunction with the drawings in the embodiments of the present application. Obviously, the described embodiments are only part of the embodiments of the present application, rather than all the embodiments.

[0112] In the following, the terms "first", "second", etc. are used for descriptive purposes only and are not to be understood as indicating or implying relative importance or implicitly indicating the number of the indicated technical features. Thus, a feature defined as "first", "second", etc. may explicitly or implicitly include one or more of the features. In the description of this application, unless otherwise specified, "plurality" means two or more.

[0113] In addition, in the present application, directional terms such as "upper" and "lower" are defined relative to the orientation of the components in the drawings. It should be understood that these directional terms are relative concepts. They are used for relative description and clarification, and they may change accordingly according to the changes in the orientation of the components in the drawings.

[0114] In the present application, unless otherwise clearly specified and limited, the term "connection" should be understood in a broad sense. For example, "connection" can be a fixed connection, a detachable connection, or an integral connection; it can be a direct connection or an indirect connection through an intermediate medium.

[0115] The embodiment of the present application provides a terminal. The terminal can be a tablet computer, a mobile phone, an e-reader, a remote control, a personal computer (PC), a laptop, a personal digital assistant (PDA), a vehicle-mounted device, an Internet TV, a wearable device, a TV, and other products with a display interface, as well as smart display wearable products such as smart watches and smart bracelets. The embodiment of the present application does not impose any special restrictions on the specific form of the above-mentioned terminal. For the convenience of explanation, the following embodiments are all exemplified by taking the terminal as a mobile phone as an example.

[0116] like Figure 1a As shown, the terminal 1 mainly includes a display screen 2, a middle frame 3, a housing (or battery cover, rear housing) 4 and a cover plate 5.

[0117] The display screen 2 has a light emitting surface a1 through which a display image can be seen and a back surface a2 arranged opposite to the light emitting surface a1 . The back surface a2 of the display screen 2 is close to the middle frame 3 , and the cover plate 5 is arranged on the light emitting surface a1 of the display screen 2 .

[0118] In a possible embodiment of the present application, the display screen 2 is an organic light emitting diode (OLED) display screen. Since an electroluminescent layer is provided in each light-emitting sub-pixel in the OLED display screen, the OLED display screen can realize self-luminescence after receiving an operating voltage.

[0119] The cover plate 5 is located on a side of the display screen 2 away from the middle frame 3 . The cover plate 5 may be, for example, a cover glass (CG), and the cover glass may have a certain toughness.

[0120] The middle frame 3 is located between the display screen 2 and the housing 4. The surface of the middle frame 3 away from the display screen 2 is used to install internal components such as batteries, printed circuit boards (PCB), cameras, antennas, etc. After the housing 4 and the middle frame 3 are covered, the above internal components are located between the housing 4 and the middle frame 3.

[0121] On this basis, if Figure 1b As shown, the terminal 1 also includes an optical device 6, which is arranged on the back side a2 of the display screen 2 opposite to the light emitting surface a1, and the light receiving surface of the optical device 6 faces the display screen 2. The optical device 6 can be electrically connected to the PCB board.

[0122] The optical device 6 is a component including a photosensitive sensor, and the number of the optical device 6 can be one or more. The optical device 6 can include, for example, one or more of a front camera, a fingerprint sensor, a proximity light sensor, a time of flight sensor (TOF), an iris recognition sensor, or a face recognition sensor. Here, the front camera refers to a camera used to capture the image on the side where the display surface of the terminal 1 is located.

[0123] Regarding the setting area of ​​the optical device 6, Figure 2a As shown, the display screen 2 is divided into a display area A.

[0124] In a possible embodiment, the display screen 2 further includes a peripheral area B located around the display area A. In another possible embodiment, the display screen 2 does not have the peripheral area B.

[0125] The relative position relationship and shape of the display area A and the peripheral area B are not limited. In the embodiment of the present application, the peripheral area B surrounding the display area A is used as an example for illustration.

[0126] It is understandable that the optical device 6 included in the terminal 1 realizes a specific function by collecting light that passes through the display screen 2 and is emitted to the optical device 6. However, the display screen 2 is transparent only through the display area A. Therefore, Figure 2aAs shown, the orthographic projection of the optical device 6 on the display screen 2 is located in the display area A of the display screen 2 .

[0127] In a possible embodiment, Figure 2b As shown, the display area A includes a plurality of light-emitting sub-pixels P, and each light-emitting pixel includes at least three light-emitting sub-pixels P for displaying three primary colors. For example, each light-emitting pixel includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel. Or, for example, each light-emitting pixel includes a red sub-pixel, two green sub-pixels, and a blue sub-pixel.

[0128] For the convenience of explanation, the above-mentioned multiple light-emitting sub-pixels P are described in the present application by taking the matrix arrangement as an example. It is understandable that the shape and arrangement of the light-emitting sub-pixels P illustrated in the present application are only for illustration and are not intended to be limiting.

[0129] In addition, each light-emitting sub-pixel P is provided with a driving circuit Q and an OLED (light-emitting device) electrically connected to the driving circuit Q, and the driving circuit Q is used to control the OLED to display.

[0130] For example, in one possible embodiment, Figure 2c As shown, the driving circuit Q includes a capacitor Cst and a plurality of switch transistors (M1, M2, M3, M5, M6, M7) and a driving transistor M4, that is, a 7T1C structure.

[0131] In another possible embodiment, Figure 2d As shown, the driving circuit Q includes a capacitor Cst, a switch transistor M1 and a driving transistor M2, that is, a 2T1C structure.

[0132] Of course, the drive circuit Q may also be other structures. Figure 2c and Figure 2d The driving circuit Q shown in FIG. 1 is only a schematic diagram.

[0133] Regarding the stacking arrangement of the driving circuit Q and the OLED in the display screen 2, as shown in FIG. Figure 2e As shown, the display screen 2 includes a substrate 23 and light-emitting sub-pixels P arranged on the substrate 23 . Figure 2e As shown in FIG. 2 , two light-emitting sub-pixels P are arranged on the substrate 23 .

[0134] The driving circuit Q in the light-emitting sub-pixel P includes: Figure 2e The driving transistor M4 is shown. Other transistors in the driving circuit Q are formed synchronously with the driving transistor M4 and are arranged in the same layer.

[0135] like Figure 2eAs shown, the OLED in the light-emitting sub-pixel P is arranged on the side of the driving transistor M4 away from the substrate 23. The OLED includes an anode a, an electroluminescent layer (EML), and a cathode c arranged in sequence in a direction away from the substrate 23.

[0136] The anode a is electrically connected to the second electrode of the driving transistor M4 and receives the driving current I generated by the driving transistor M4. sd , the electroluminescent layer EML is driven by the driving current I sd A pixel defining layer 25 is provided between adjacent light-emitting sub-pixels P, and the pixel defining layer 25 is used to prevent the light emitted by adjacent light-emitting sub-pixels P from mixing.

[0137] like Figure 2f As shown, the pixel defining layer 25 includes a plurality of vertical and horizontal intersecting retaining walls 251 and a plurality of first openings 252 surrounded by the plurality of vertical and horizontal intersecting retaining walls 251 , and one first opening 252 corresponds to one light-emitting sub-pixel P.

[0138] Among them, Figure 2e As shown, the driving circuit Q is located on a side of the retaining wall 251 close to the substrate 23 , and the OLED is located in the first opening 252 .

[0139] like Figure 2e As shown, the optical device 6 included in the terminal 1 is arranged on the side where the backlight surface a2 of the display screen 2 is located, and realizes a specific function by collecting light that passes through the display screen 2 and is emitted to the optical device 6. However, since the retaining wall 251 has a light absorption effect, the light cannot pass through the retaining wall 251 and be emitted to the optical device 6, affecting the lighting effect of the optical device 6.

[0140] Based on this, in order to improve the lighting effect of the optical device 6 and thus improve the detection accuracy of the optical device 6, the light-emitting sub-pixels P in the display screen 2 are rearranged, and the area of ​​the baffle 251 is reduced by reducing the number of driving circuits Q, thereby reducing the light absorption effect of the baffle 251.

[0141] In another possible embodiment, Figure 3 As shown, the display screen 2 includes at least one first sub-pixel array (low-density sub-pixel array) D1 and at least one second sub-pixel array (high-density sub-pixel array) D2 arranged on a substrate 23 .

[0142] The first sub-pixel array D1 includes a plurality of first light-emitting sub-pixels P1 and a plurality of transparent sub-pixels T, and the plurality of first light-emitting sub-pixels P1 and the plurality of transparent sub-pixels T are mixedly arranged.

[0143] The arrangement of the plurality of first light-emitting sub-pixels P1 and the plurality of transparent sub-pixels T is not limited. For example, three first light-emitting sub-pixels P1 for displaying three primary colors may be one light-emitting pixel, and at least one transparent sub-pixel T may be arranged between adjacent light-emitting pixels.

[0144] Alternatively, three first light-emitting sub-pixels P1 for displaying three primary colors respectively may be one light-emitting pixel, three transparent sub-pixels T may be one transparent pixel, and at least one transparent pixel may be provided between adjacent light-emitting pixels. The number of transparent sub-pixels T included in each transparent pixel is equal to the number of first light-emitting sub-pixels P1 included in the light-emitting pixel, and multiple transparent sub-pixels T in the same transparent pixel are adjacent.

[0145] In this way, it is equivalent to a mixed arrangement of luminous pixels and transparent pixels in the first sub-pixel array D1.

[0146] The second sub-pixel array D2 includes a plurality of second light-emitting sub-pixels P2. In a possible embodiment, the second sub-pixel array D2 includes only second light-emitting sub-pixels P2.

[0147] In another possible embodiment, the second sub-pixel array D2 may further include transparent sub-pixels T, but the ratio of the transparent sub-pixels T to the second light-emitting sub-pixels P2 in the second sub-pixel array D2 is smaller than the ratio of the transparent sub-pixels T to the first light-emitting sub-pixels P1 in the first sub-pixel array D1. In other words, the proportion of the transparent sub-pixels T in the second sub-pixel array D2 is smaller than the proportion of the transparent sub-pixels T in the first sub-pixel array D1, that is, the light transmittance of the area where the second sub-pixel array D2 is located is worse than the light transmittance of the area where the first sub-pixel array D1 is located.

[0148] It should be noted that the structures of the first light-emitting sub-pixel P1 displaying the same color light and the second light-emitting sub-pixel P2 displaying the same color light can be the same or different, and the first light-emitting sub-pixel P1 and the second light-emitting sub-pixel P2 are both used to display three primary colors.

[0149] Regarding the relative position relationship between the sub-pixels in the first sub-pixel array D1 and the second sub-pixel array D2, as shown in FIG. Figure 3 As shown, sub-pixels arranged in a row along the horizontal direction X are called sub-pixels in the same row, and sub-pixels arranged in a row along the vertical direction Y are called sub-pixels in the same column.

[0150] In some embodiments, Figure 3 As shown, along the horizontal direction X, a row of sub-pixels in the first sub-pixel array D1 and a row of sub-pixels in the second sub-pixel array D2 are located in the same row. Figure 3For example, the third row of second light-emitting sub-pixels P2 in the second sub-pixel array D2 and the first row of sub-pixels in the first sub-pixel array D1 are located in the same row, forming the third row of sub-pixels from top to bottom in the display screen 2 .

[0151] Along the vertical direction Y, a column of sub-pixels in the first sub-pixel array D1 and a column of sub-pixels in the second sub-pixel array D2 are located in the same column. Figure 3 For example, the seventh column of second light-emitting sub-pixels P2 in the second sub-pixel array D2 and the first column of sub-pixels in the first sub-pixel array D1 are located in the same column, forming the seventh column of sub-pixels from left to right in the display screen 2 .

[0152] That is, the sub-pixels in the first sub-pixel array D1 and the sub-pixels in the second sub-pixel array D2 in the display screen 2 are arranged in an array.

[0153] Regarding the distribution of the first sub-pixel array D1 and the second sub-pixel array D2, in the embodiment of the present application, the display area A may include the first display area and the second display area, the area where the first sub-pixel array D1 is located is the first display area, and the area where the second sub-pixel array D2 is located is the second display area. The relative position relationship and shape of the first display area and the second display area are not limited.

[0154] In some embodiments, Figure 4a-4d As shown, the first display area A1 is located on one side of the second display area A2.

[0155] In some embodiments, Figure 5a-5f As shown, the second display area A2 surrounds the first display area A1.

[0156] The first display area A1 can be Figure 5a-5d As shown, it is a region; it can also be Figure 5e-5f When the first display area A1 is composed of multiple areas, a first sub-pixel array D1 is disposed in each area.

[0157] Regarding the structure of the sub-pixels in the first sub-pixel array D1, as shown in FIG. Figure 6a As shown, each first light-emitting sub-pixel P1 includes a driving circuit Q and an OLED electrically connected to the driving circuit Q, and the driving circuit Q is used to drive the OLED to emit three primary colors of light. The transparent sub-pixel T is a transparent structure and does not emit light.

[0158] In some embodiments, the transparent sub-pixel T does not include a driving circuit Q, nor an OLED.

[0159] In some other embodiments, the light emitting device OLED includes a first cathode, a first anode, and an electroluminescent layer located between the first cathode and the first anode. The transparent sub-pixel T does not include a driving circuit Q, and the transparent sub-pixel T includes a second cathode, and the second cathode and the first cathode are an integral structure. In this way, the first cathode and the second cathode are a whole layer structure, which can reduce patterning.

[0160] Regarding the structure of the sub-pixels in the second sub-pixel array D2, as shown in FIG. Figure 6a As shown, each second light-emitting sub-pixel P2 includes a driving circuit Q and an OLED electrically connected to the driving circuit Q, and the driving circuit Q is used to drive the OLED to emit three primary colors of light.

[0161] The area where the first sub-pixel array D1 is located is the first display area A1, and the transmittance of light is greater than the transmittance of light in the area where the second sub-pixel array D2 is located, which is the second display area A2. The orthographic projection of the optical device 6 on the display screen 2 is located in the area where the first sub-pixel array D1 is located (the first display area A1).

[0162] The structure of the driving circuit Q is not limited. In some embodiments, the driving circuit Q can be, for example, Figure 2c The driving circuit Q shown is the same, for example, a 7T1C structure.

[0163] In some embodiments, the drive circuit Q can be, for example, Figure 2d The driving circuit Q shown is the same, for example, a 2T1C structure.

[0164] Based on this, Figure 6b As shown, the display screen 2 further includes a plurality of first signal lines 10 and a plurality of second signal lines 20 . Both the first signal lines 10 and the second signal lines 20 are electrically connected to the driving circuit Q for transmitting electrical signals to the driving circuit Q.

[0165] Among them, Figure 6b As shown, a plurality of first signal lines 10 are disposed on a substrate 23, and the plurality of first signal lines 10 are parallel to each other and insulated from each other. A plurality of second signal lines 20 are also disposed on the substrate 23, and the plurality of second signal lines 20 are parallel to each other and insulated from each other. Furthermore, the first signal lines 10 and the second signal lines 20 are parallel to each other (extending in the same direction), insulated from each other, and arranged alternately.

[0166] A first signal line group 100 is disposed between adjacent rows of sub-pixels arranged along the extension direction of the first signal line 10 in the first sub-pixel array D1 . The first signal line group 100 includes a first signal line 10 and a second signal line 20 .

[0167] It should be noted that, first, Figure 6bAs shown, a row of sub-pixels in the first sub-pixel array D1 may include both first light-emitting sub-pixels P1 and transparent sub-pixels T, for example Figure 6b A row of sub-pixels in the first sub-pixel array D1 may also include only the first light-emitting sub-pixels P1, for example Figure 6b A row of sub-pixels in the first sub-pixel array D1 may also include only transparent sub-pixels T, for example Figure 6b The third row of sub-pixels from top to bottom in the first sub-pixel array D1 shown in FIG.

[0168] Second, the first light-emitting sub-pixels P1 in the same row arranged along the extending direction of the first signal line 10 are connected to the same first signal line 10 and the same second signal line 20 .

[0169] That is, the first signal line 10 and the second signal line 20 in the same first signal line group 100 may be electrically connected to the same row of first light-emitting sub-pixels P1 in the first sub-pixel array D1 .

[0170] It can be understood that the first signal line 10 and the second signal line 20 are connected to the first light-emitting sub-pixel P1 , which is essentially connected to the driving circuit Q in the first light-emitting sub-pixel P1 .

[0171] In a possible embodiment, Figure 6b As shown, the first signal line 10 and the second signal line 20 connected to the same row of first light-emitting sub-pixels P1 belong to the same first signal line group 100 .

[0172] In another possible embodiment, Figure 6c As shown, the first signal line 10 and the second signal line 20 connected to the same row of first light-emitting sub-pixels P1 belong to different first signal line groups 100 .

[0173] That is, the first signal lines 10 and the second signal lines 20 in the same first signal line group 100 may also be electrically connected to different rows of first light-emitting sub-pixels P1 in the first sub-pixel array D1 .

[0174] For the convenience of description in the embodiment of the present application, it is described by taking as an example that the first signal line 10 and the second signal line 20 connected to the same row of first light-emitting sub-pixels P1 belong to the same first signal line group 100 .

[0175] Third, in a possible embodiment, as Figure 6bAs shown, in the first sub-pixel array D1, the first light-emitting sub-pixels P1 in the same row arranged along the extension direction of the first signal line 10 are connected to the same first signal line 10 and the same second signal line 20. In this way, the driving signal can be transmitted from one side of the display screen 2 to the first signal line 10 and the second signal line 20, which is commonly known as unilateral driving, and the structure is simple.

[0176] In another possible embodiment, Figure 6d As shown, the display screen 2 can be regarded as including two adjacent first sub-pixel arrays D1, and the first light-emitting sub-pixel P1 connected to the first signal line 10 and the second signal line 20 in the same first signal line group 100 belongs to one first sub-pixel array D1. In this way, the driving signal can be transmitted to the first signal line 10 and the second signal line 20 from the opposite sides of the display screen 2, which is commonly known as bilateral driving.

[0177] When there are a large number of first light-emitting sub-pixels P1 arranged in the same row along the extension direction of the first signal line 10, the required length of the first signal line 10 is long, and due to the voltage drop on the first signal line 10, the driving signal on the first signal line 10 will gradually weaken along the extension direction of the first signal line 10. However, bilateral driving can shorten the length of the first signal line 10, so that the driving signal received by each first light-emitting sub-pixel P1 is approximately equal, thereby ensuring display quality.

[0178] in, Figure 6b In the figure, the extending direction of the first signal line 10 is taken as the horizontal direction X for illustration, and the extending direction of the first signal line 10 may also be the vertical direction Y.

[0179] Fourth, the embodiment of the present application does not limit the first signal line 10 and the second signal line 20 , as long as the two extend in the same direction and are insulated.

[0180] In a possible embodiment, the first signal line 10 and the second signal line 20 belong to the same row (eg Figure 6b as shown) or different rows (as Figure 6c As shown in the figure, the first light-emitting sub-pixel P1 provides signal lines for different types of signals.

[0181] The driving circuit Q in the first light-emitting sub-pixel P1 is Figure 2c Taking the 7T1C structure shown as an example, the first signal line 10 and the second signal line 20 can be any two different signal lines among the enable signal line EM, the first gate scan signal line N-1, the second gate scan signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS. Alternatively, the first signal line 10 and the second signal line 20 can be the data line DL and the power supply voltage line ELVDD to each other.

[0182] In another possible embodiment, Figure 6e As shown, the first signal line 10 and the second signal line 20 are signal lines that provide the same signal to different rows of first light-emitting sub-pixels P1.

[0183] The driving circuit Q in the first light-emitting sub-pixel P1 is Figure 2d Taking the 2T1C structure shown as an example, the first signal line 10 and the second signal line 20 can be any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS. Alternatively, the first signal line 10 and the second signal line 20 can be the data line DL or the power supply voltage line ELVDD.

[0184] Fifth, the first signal line 10 and the second signal line 20 may be arranged in the same layer or in different layers (ie, an insulating layer is arranged between the first signal line 10 and the second signal line 20 along the stacking direction of the first signal line 10 and the second signal line 20).

[0185] Sixth, the above-mentioned first signal line group 100 may also be arranged between adjacent rows of sub-pixels of the second sub-pixel array D2 in the display screen 2. In this way, according to the difference in relative positions between the first display area A1 where the first sub-pixel array D1 is located and the second display area A2 where the second sub-pixel array D2 is located, a row of sub-pixels connected by the first signal line 10 and the second signal line 20 may include both the first light-emitting sub-pixels P1 and the second light-emitting sub-pixels P2. Alternatively, it may only include the first light-emitting sub-pixels P1. Alternatively, it may only include the second light-emitting sub-pixels P2.

[0186] Seventh, in order to distinguish the indication, such as Figure 6b-6d As shown, when the signals transmitted on the first signal line 10 and the second signal line 20 are different, the embodiment of the present application takes the different widths of the first signal line 10 and the second signal line 20 along the direction perpendicular to the extension as an example for illustration, but it is not limited to the different widths of the first signal line 10 and the second signal line 20, and the widths of the two can also be the same.

[0187] A second signal line group 200 is disposed between adjacent rows of sub-pixels arranged along the extension direction of the third signal line 30 in the first sub-pixel array D1 . The second signal line group 200 includes a third signal line 30 and a fourth signal line 40 .

[0188] It should be noted that, first, the first light-emitting sub-pixels P1 in the same row arranged along the extending direction of the third signal line 30 are connected to the same third signal line 30 and the same fourth signal line 40 .

[0189] It can be understood that the third signal line 30 and the fourth signal line 40 are connected to the first light-emitting sub-pixel P1 , which is essentially connected to the driving circuit Q in the first light-emitting sub-pixel P1 .

[0190] In a possible embodiment, Figure 6b As shown, the third signal line 30 and the fourth signal line 40 connected to the same row of first light-emitting sub-pixels P1 belong to the same second signal line group 200 .

[0191] That is, the third signal line 30 and the fourth signal line 40 in the same second signal line group 200 may be electrically connected to the first light-emitting sub-pixels P1 in the same row in the first sub-pixel array D1 .

[0192] In another possible embodiment, Figure 6c As shown, the third signal line 30 and the fourth signal line 40 connected to the same row of first light-emitting sub-pixels P1 belong to different second signal line groups 200 .

[0193] That is, the third signal line 30 and the fourth signal line 40 in the same second signal line group 200 may also be electrically connected to different rows of first light-emitting sub-pixels P1 in the first sub-pixel array D1 .

[0194] For the convenience of description in the embodiment of the present application, the third signal line 30 and the fourth signal line 40 connected to the same row of first light-emitting sub-pixels P1 belong to the same second signal line group 200 as an example for description.

[0195] Second, the embodiment of the present application does not limit the third signal line 30 and the fourth signal line 40 , as long as the two extend in the same direction and are insulated.

[0196] In a possible embodiment, the third signal line 30 and the fourth signal line 40 belong to the same row (eg Figure 6b as shown) or different rows (as Figure 6c As shown in the figure, the first light-emitting sub-pixel P1 provides signal lines for different types of signals.

[0197] The driving circuit Q in the first light-emitting sub-pixel P1 is Figure 2c Taking the 7T1C structure shown as an example, the third signal line 30 and the fourth signal line 40 can be the data line DL and the power supply voltage line ELVDD to each other. The third signal line 30 and the fourth signal line 40 can also be any two different signal lines among the enable signal line EM, the first gate scanning signal line N-1, the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0198] In another possible embodiment, Figure 6e As shown, the third signal line 30 and the fourth signal line 40 are signal lines that provide the same signal to different rows of first light-emitting sub-pixels P1.

[0199] The driving circuit Q in the first light-emitting sub-pixel P1 is Figure 2dTaking the 2T1C structure shown as an example, the third signal line 30 and the fourth signal line 40 can be the data line DL or the power supply voltage line ELVDD. The third signal line 30 and the fourth signal line 40 can also be any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

[0200] Third, in a possible embodiment, as Figure 6c As shown, along the extension direction of the third signal line 30 , the first light-emitting sub-pixel P1 and the second light-emitting sub-pixel P2 located in the same row are connected to the same third signal line 30 and the same fourth signal line 40 .

[0201] The second signal line group 200 may also be disposed between adjacent rows of sub-pixels in the second sub-pixel array D2 in the display screen 2 .

[0202] In this way, according to the difference in relative position between the first display area A1 where the first sub-pixel array D1 is located and the second display area A2 where the second sub-pixel array D2 is located, a row of sub-pixels connected by the third signal line 30 and the fourth signal line 40 may include both the first light-emitting sub-pixels P1 and the second light-emitting sub-pixels P2. Alternatively, it may include only the first light-emitting sub-pixels P1. Alternatively, it may include only the second light-emitting sub-pixels P2.

[0203] in, Figure 6c In the figure, the extension direction of the third signal line 10 is the vertical direction Y. The extension direction of the third signal line 30 can also be the horizontal direction X. The extension direction of the first signal line 10 and the extension direction of the third signal line 30 can intersect. For example, the first signal line 10 and the third signal line 30 are the gate scanning signal line N and the data line DL respectively.

[0204] For the convenience of explanation, the embodiment of the present application takes the extension direction of the first signal line 10 as the horizontal direction X and the extension direction of the third signal line 10 as the vertical direction Y as an example for illustration.

[0205] Fourth, the third signal line 30 and the fourth signal line 40 may be arranged in the same layer or in different layers (ie, an insulating layer is arranged between the third signal line 30 and the fourth signal line 40 along the stacking direction of the third signal line 30 and the fourth signal line 40).

[0206] Fifth, in order to distinguish the schematic, such as Figure 6b-6d As shown, when the signals transmitted on the third signal line 30 and the fourth signal line 40 are different, the embodiment of the present application is illustrated by taking the different widths of the third signal line 30 and the fourth signal line 40 along the direction perpendicular to the extension as an example, but it is not limited to the different widths of the third signal line 30 and the fourth signal line 40, and the widths of the two can also be the same.

[0207] In the embodiment of the present application, since the proportion of transparent sub-pixels T in the first display area A1 where the first sub-pixel array D1 is located is greater than the proportion of transparent sub-pixels T in the second display area A2 where the second sub-pixel array D2 is located (there may also be no transparent sub-pixels T in the second sub-pixel array D2), and the transparent sub-pixels T do not include the driving circuit Q. Therefore, Figure 6f As shown, the density of the driving circuit Q of the first display area A1 is smaller than that of the driving circuit Q of the second display area A2, so that the number of transistors in the first display area A1 is smaller than that in the second display area A2.

[0208] like Figure 6f As shown, the optical device 6 is located on the back side a2 of the display screen 2. Since the transistor in the driving circuit Q is a light shielding material, after the light is directed to the driving circuit Q, the light will be shielded, resulting in the light being unable to pass through, and thus unable to be directed to the optical device 6. Since there is a blank area in the first display area A1 where the driving circuit Q is not set, the light transmittance of the first display area A1 is greater than the light transmittance of the second display area A2. When the optical device 6 is set in the first display area A1, the light receiving rate of the optical device 6 can be further increased, thereby improving the performance of the optical device 6.

[0209] However, regardless of whether the first signal line 10 and the second signal line 20 are disposed in the same layer, since the orthographic projection of the first signal line 10 on the substrate 23 and the orthographic projection of the second signal line 20 on the substrate 23 are parallel, a diffraction grating is formed between the first signal line 10 and the second signal line 20. As a result, the light is diffracted, affecting the light receiving efficiency of the optical device 6. Similarly, a diffraction grating is also formed between the third signal line 30 and the fourth signal line 40, affecting the light receiving efficiency of the optical device 6.

[0210] Based on this, in order to further increase the light receiving rate of the optical device 6 and improve the performance of the optical device 6 in the terminal 1, the display screen 2 is further improved on the basis of the above-mentioned display screen 2 provided in the embodiment of the present application.

[0211] Example 1

[0212] like Figure 7a As shown, the display screen 2 includes: at least one first sub-pixel array (low-density sub-pixel array) D1 and at least one second sub-pixel array (high-density sub-pixel array) D2 arranged on a substrate 23. The first sub-pixel array D1 includes a plurality of first light-emitting sub-pixels P1 and a plurality of transparent sub-pixels T, and the plurality of first light-emitting sub-pixels P1 and the plurality of transparent sub-pixels T are mixedly arranged.

[0213] The display screen 2 also includes a plurality of first signal lines 10 and a plurality of second signal lines 20. The first signal lines 10 and the second signal lines 20 are electrically connected to a driving circuit Q of a first light-emitting sub-pixel P1 in the first sub-pixel array D1 and a driving circuit Q of a second light-emitting sub-pixel P2 in the second sub-pixel array D2, and are used to transmit electrical signals to the driving circuit Q.

[0214] Among them, Figure 7a As shown, a plurality of first signal lines 10 are disposed on a substrate 23, and the plurality of first signal lines 10 are insulated from each other. A plurality of second signal lines 20 are also disposed on the substrate 23, and the plurality of second signal lines 20 are insulated from each other. Furthermore, the plurality of first signal lines 10 and the plurality of second signal lines 20 extend in the same direction, are insulated from each other, and are alternately disposed.

[0215] For the arrangement positions of the first signal line 10 and the second signal line 20 in the display screen 10 and the transmitted signals, reference may be made to the above description of Figure 6a-6e The relevant description will not be repeated here.

[0216] A first signal line group 100 is disposed between adjacent rows of sub-pixels arranged along the extending direction of the first signal line 10 in the first sub-pixel array D1 . The first signal line group 100 includes a first signal line 10 and a second signal line 20 .

[0217] According to the different structures of the first sub-pixel array D1 , the display screen 2 may include one first signal line group 100 or may include multiple first signal line groups 100 .

[0218] like Figure 7a As shown, the orthographic projections of the first signal line 10 and the second signal line 20 in at least one first signal line group 100 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0219] That is, in a possible embodiment, the display screen 2 includes a first signal line group 100 , and the orthographic projections of the first signal line 10 and the second signal line 20 in the first signal line group 100 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0220] In another possible embodiment, Figure 7a As shown, the display screen 2 includes a plurality of first signal line groups 100 , and the orthographic projections of the first signal lines 10 and the second signal lines 20 included in some of the plurality of first signal line groups 100 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0221] In another possible embodiment, Figure 7bAs shown, the display screen 2 includes a plurality of first signal line groups 100. Each of the plurality of first signal line groups 100 includes a first signal line 10 and a second signal line 20, and their orthographic projections on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0222] Among them, the orthographic projection of the first signal line 10 on the substrate 23 and the orthographic projection of the second signal line 20 on the substrate 23 overlap in the area where the transparent sub-pixel T is located. It can be understood that along the thickness direction of the display screen 2, part of the first signal line 10 is located directly above or directly below the second signal line 20.

[0223] In a possible embodiment, Figure 7b As shown, the orthographic projection of the first signal line 10 on the substrate 23 and the orthographic projection of the second signal line 20 on the substrate 23 overlap in the area where each transparent sub-pixel T is located.

[0224] In another possible embodiment, Figure 7c As shown, the orthographic projection of the first signal line 10 on the substrate 23 and the orthographic projection of the second signal line 20 on the substrate 23 overlap in the area where some transparent sub-pixels T among the plurality of transparent sub-pixels T are located.

[0225] In addition, in order to reduce the changes to the preparation process and reduce the process complexity. In a possible embodiment, Figure 7a-7c As shown, only the structure of the same signal line is changed, so that the originally parallel first signal line 10 and second signal line 20 overlap.

[0226] In order to unify the manufacturing process, the structure of each first signal line 10 is made the same. In another possible embodiment, as Figure 7d As shown, the structures of each first signal line 10 connected to the sub-pixels in the first sub-pixel array D1 are the same.

[0227] In order to reduce the shielding area of ​​the first signal line 10 and the second signal line 20, the area of ​​the transparent sub-pixel T is maximized to improve the light transmittance. Figure 7e As shown, in the case where one side of the first signal line group 100 is a transparent sub-pixel T and the other side is a first light-emitting sub-pixel P1, the signal line relatively close to the transparent sub-pixel T in the first signal line group 100 is bent toward the signal line relatively far from the transparent sub-pixel T (as shown in FIG. Figure 7e (as shown in the area enclosed by the elliptical dotted circle in the middle).

[0228] For example, Figure 7eAs shown, in the first signal line group 100 located above the transparent sub-pixel T in the first sub-pixel array D1, the first signal line 10 is close to the transparent sub-pixel T. Therefore, the first signal line 10 is bent toward the second signal line 20 at the area where the transparent sub-pixel T is located to achieve overlap between the first signal line 10 and the second sub-signal line 20.

[0229] In the first signal line group 100 located below the transparent sub-pixel T in the first sub-pixel array D1, the second sub-signal line 20 is close to the transparent sub-pixel T. Therefore, the second sub-signal line 20 is bent toward the first signal line 10 at the area where the transparent sub-pixel T is located, so that the first signal line 10 and the second sub-signal line 20 overlap.

[0230] It should be noted that if Figure 7a-7e As shown, although the orthographic projection of the first signal line 10 on the substrate 23 and the orthographic projection of the second signal line 20 on the substrate 23 overlap, the first signal line 10 and the second signal line 20 are insulated from each other.

[0231] The embodiment of the present application adjusts the structure of the first signal line 10 and the second signal line 20 so that the orthographic projections of the first signal line 10 and the second signal line 20 on the substrate 23 overlap in the area where the transparent sub-pixel T is located, and the overlapping portion of the orthographic projections of the first signal line 10 and the second signal line 20 does not form a diffraction grating. Therefore, the structure of the first signal line 10 and the second signal line 20 provided in the embodiment of the present application can reduce the diffraction grating formed between the first signal line 10 and the second signal line 20, thereby reducing the influence of the first signal line 10 and the second signal line 20 on the light incident on the display screen 2, and improving the transmittance of the first display area A1 where the first sub-pixel array D1 is located to the light. The optical device 6 in the terminal is arranged on the back of the display screen 2 and corresponds to the first display area A1, so the lighting effect of the optical device 6 can be improved.

[0232] In addition, after the orthographic projections of the first signal line 10 and the second signal line 20 on the substrate 23 overlap in the area where the transparent sub-pixel T is located, the area where the transparent sub-pixel T is located can be increased, the shielding of the first signal line 10 and the second signal line 20 on the area where the transparent sub-pixel T is located is reduced, and the transmittance of the area where the transparent sub-pixel T is located is improved. Therefore, the lighting effect of the optical device 6 can be further improved.

[0233] Regarding the structures of the first signal line 10 and the second signal line 20, in a possible embodiment, as shown in FIG. Figure 8a As shown, the first signal line 10 includes at least one first sub-signal line 11 and at least one second sub-signal line 12 .

[0234] The first sub-signal line 11 and the second sub-signal line 12 are arranged in parallel, that is, the first sub-signal line 11 and the second sub-signal line 12 are arranged in a staggered manner, and the two are not on the same extension line.

[0235] The first sub-signal lines 11 and the second sub-signal lines 12 are alternately connected along the extending direction of the first signal line 10 .

[0236] The connection method between the first sub-signal line 11 and the second sub-signal line 12 is not limited. For example, Figure 8a As shown, the first sub-signal line 11 is connected to the second sub-signal line 12 via a first connecting line 13 .

[0237] When the first sub-signal line 11 and the second sub-signal line 12 are in the same layer, the first connecting line 13 can be in the same layer as the first sub-signal line 11, and both ends of the first connecting line 13 are directly connected to the first sub-signal line 11 and the second sub-signal line 12. In this case, the first sub-signal line 11, the second sub-signal line 12 and the first connecting line 13 can be an integrated structure.

[0238] In the case where the first sub-signal line 11 and the second sub-signal line 12 are in different layers, the first connecting line 13 can be in the same layer as the first sub-signal line 11, and the two can also be an integral structure, and the first connecting line 13 is connected to the second sub-signal line 12 through a via hole to achieve the connection between the first sub-signal line 11 and the second sub-signal line 12. Alternatively, the first connecting line 13 can be in the same layer as the second sub-signal line 12, and the two can also be an integral structure, and the first connecting line 13 is connected to the first sub-signal line 11 through a via hole to achieve the connection between the first sub-signal line 11 and the second sub-signal line 12.

[0239] Of course, no matter which structure is used, the first connecting line 13 will not be connected to the second signal line 20 to avoid a short circuit.

[0240] The second sub-signal line 12 is located in the area where the transparent sub-pixel T is located, and the second sub-signal line 12 and the second signal line 20 are arranged in different layers.

[0241] In the same first signal line group 100 , the orthographic projection of the second sub-signal line 12 on the substrate 23 overlaps with the orthographic projection of the second signal line 20 on the substrate 23 .

[0242] That is to say, in the first signal line 10 , the second sub-signal line 12 is located in the region where the transparent sub-pixel T is located, and the second sub-signal line 12 is located directly above or directly below the second signal line 20 .

[0243] Next, the positional relationship among the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 will be described.

[0244] In a first possible embodiment:

[0245] like Figure 8b (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the second sub-signal line 12 and the first sub-signal line 11 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0246] That is to say, the first sub-signal line 11 and the second signal line 20 in the first signal line 10 are arranged in the same layer, and the second sub-signal line 12 in the first signal line 10 is jumped to other film layers so that the second sub-signal line 12 is located directly above or directly below the second signal line 20.

[0247] like Figure 8b As shown, in order to avoid short circuits between signal lines of adjacent film layers, an interlayer dielectric (ILD) layer is provided between adjacent signal lines. The number of ILD layers between adjacent signal lines is not limited. Figure 8b In the figure, only one ILD layer is used as an example for illustration. The material of the ILD layer is not limited, and any material that can play an insulating role can be applied to the ILD layer.

[0248] In order to avoid a short circuit between the first connection line 13 and the second signal line 20, Figure 8b As shown, the first connecting line 13 is arranged on the same layer as the second sub-signal line 12, and the first connecting line 13 is connected to the first sub-signal line 11 through a via on the ILD layer between the first sub-signal line 11 and the second sub-signal line 12 to achieve the connection between the first sub-signal line 11 and the second sub-signal line 12.

[0249] Regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, it is optional, such as Figure 8b As shown, the third signal line 30 and the fourth signal line 40 are disposed in the same layer, and the third signal line 30 and the fourth signal line 40 are disposed in different layers from the first sub-signal line 11 and the second sub-signal line 12 .

[0250] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 8c (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the third signal line 30 and the fourth signal line 40 and the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers.

[0251] Of course, the third signal line 30 may be located above the fourth signal line 40 , or the fourth signal line 40 may be located above the third signal line 30 .

[0252] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in some embodiments, as Figure 8a As shown, a second sub-signal line 12 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the first sub-signal line 11 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 do not overlap with the orthographic projection of the second sub-signal line 12 on the substrate 23, and the orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 intersect with the orthographic projection of the first sub-signal line 11 on the substrate 23.

[0253] That is, one second sub-signal line 12 is located in one transparent sub-pixel T region and does not cross the signal lines located at the boundary between two adjacent transparent sub-pixels T (eg, the third signal line 30 and the fourth signal line 40 ).

[0254] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in other embodiments, in order to reduce the number of the second sub-signal lines 12 and reduce the complexity of the first signal line 10, as Figure 8d As shown, the second signal sub-line 12 passes through at least one area where a transparent sub-pixel T is located along its extension direction.

[0255] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 8e (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in FIG, the third signal line 30 and the fourth signal line 40 are arranged on the same layer, and the second sub-signal line 12 is arranged on the same layer as the third signal line 30 and the fourth signal line 40.

[0256] In this way, when preparing the third signal line 30 and the fourth signal line 40, the second sub-signal line 12 can be prepared in the same process, simplifying the preparation process. In addition, the second sub-signal line 12 is arranged in the same layer as the third signal line 30 and the fourth signal line 40, which can reduce the number of interlayer insulating layers and make the display screen 2 lighter and thinner.

[0257] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 8f (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the second sub-signal line 12 and the third signal line 30 are arranged in the same layer.

[0258] Thus, when preparing the third signal line 30, the second sub-signal line 12 can be prepared in the same process, simplifying the preparation process. In addition, the second sub-signal line 12 and the third signal line 30 are arranged in the same layer, which can reduce the number of interlayer insulating layers and make the display screen 2 thinner and lighter.

[0259] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 8g (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the second sub-signal line 12 and the fourth signal line 40 are arranged in the same layer.

[0260] Thus, the second signal line 12 can be prepared in the same process as the fourth signal line 40, simplifying the preparation process. In addition, the second signal line 12 and the fourth signal line 40 are arranged in the same layer, which can reduce the number of interlayer insulating layers and make the display screen 2 thinner.

[0261] When the third signal line 30 and / or the fourth signal line 40 are disposed in the same layer as the second sub-signal line 12, in some embodiments, such as Figure 8a As shown, a second sub-signal line 12 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the first sub-signal line 11 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projection of the third signal line 30 and / or the fourth signal line 40 on the substrate 23 does not overlap with the orthographic projection of the second sub-signal line 12 on the substrate 23, and the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 intersect with the orthographic projection of the first sub-signal line 11 on the substrate 23.

[0262] That is, when the third signal line 30 and the second sub-signal line 12 are arranged on the same layer, the third signal line 30 does not cross the second sub-signal line 12, and the third signal line 30 crosses the first sub-signal line 11. When the fourth signal line 40 and the second sub-signal line 12 are arranged on the same layer, the fourth signal line 40 does not cross the second sub-signal line 12, and the fourth signal line 40 crosses the first sub-signal line 11.

[0263] It should be noted that Figure 8b-Figure 8c , Figure 8e-8g The positional relationship between the first sub-signal line 11 and the second sub-signal line 12 is only a schematic diagram and is not limited in any way. The two can be arranged in different layers.

[0264] In a second possible embodiment:

[0265] The second possible embodiment differs from the first possible embodiment in that the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0266] like Figure 9a (along Figure 8a As shown in the cross-sectional view taken along the line A1-A2 in the figure, the second sub-signal line 12 and the first sub-signal line 11 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0267] That is to say, the first sub-signal line 11 and the second signal line 20 in the first signal line 10 are arranged in different layers, the second sub-signal line 12 and the second signal line 20 in the first signal line 10 are arranged in different layers, and the first sub-signal line 11 and the second sub-signal line 12 in the first signal line 10 are also arranged in different layers.

[0268] The first sub-signal line 11 and the second signal line 20 are arranged in different layers, and the first sub-signal line 11 can be located above the second signal line 20. In this case, the first connecting line 13 can be in the same layer as the first sub-signal line 11, and the first connecting line 13 can also be in the same layer as the second sub-signal line 12 to avoid short circuit between the first connecting line 13 and the second signal line 20. The first sub-signal line 11 can also be located below the second signal line 20. In this case, the first connecting line 13 and the second sub-signal line 12 are in the same layer to avoid short circuit between the first connecting line 13 and the second signal line 20. In this example, the first sub-signal line 11 is located above the second signal line 20, and the first connecting line 13 and the second sub-signal line 12 are arranged in the same layer as an example for illustration.

[0269] Similarly, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, it is optional, such as Figure 9a As shown, the third signal line 30 and the fourth signal line 40 are disposed in the same layer, and the third signal line 30 and the fourth signal line 40 are disposed in different layers from the first sub-signal line 11 and the second sub-signal line 12 .

[0270] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 9b (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the third signal line 30 and the fourth signal line 40 and the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers.

[0271] Of course, the third signal line 30 may be located above the fourth signal line 40 , or the fourth signal line 40 may be located above the third signal line 30 .

[0272] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in some embodiments, as Figure 8aAs shown, a second sub-signal line 12 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the first sub-signal line 11 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 do not overlap with the orthographic projection of the second sub-signal line 12 on the substrate 23, and the orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 intersect with the orthographic projection of the first sub-signal line 11 on the substrate 23.

[0273] That is, one second sub-signal line 12 is located in one transparent sub-pixel T region and does not cross the signal lines located at the boundary between two adjacent transparent sub-pixels T (eg, the third signal line 30 and the fourth signal line 40 ).

[0274] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in other embodiments, in order to reduce the number of the second sub-signal lines 12 and reduce the complexity of the first signal line 10, as Figure 8d As shown, the second signal sub-line 12 passes through at least one area where a transparent sub-pixel T is located along its extension direction.

[0275] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Fig.9c (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in FIG, the third signal line 30 and the fourth signal line 40 are arranged on the same layer, and the second sub-signal line 12 is arranged on the same layer as the third signal line 30 and the fourth signal line 40.

[0276] In this way, when preparing the third signal line 30 and the fourth signal line 40, the second sub-signal line 12 can be prepared in the same process, simplifying the preparation process. In addition, the second sub-signal line 12 is arranged in the same layer as the third signal line 30 and the fourth signal line 40, which can reduce the number of interlayer insulating layers and make the display screen 2 lighter and thinner.

[0277] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Figure 9d (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the second sub-signal line 12 and the third signal line 30 are arranged in the same layer.

[0278] Thus, when preparing the third signal line 30, the second sub-signal line 12 can be prepared in the same process, simplifying the preparation process. In addition, the second sub-signal line 12 and the third signal line 30 are arranged in the same layer, which can reduce the number of interlayer insulating layers and make the display screen 2 thinner and lighter.

[0279] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Fig.9e (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the second sub-signal line 12 and the fourth signal line 40 are arranged in the same layer.

[0280] Thus, the second signal line 12 can be prepared in the same process as the fourth signal line 40, simplifying the preparation process. In addition, the second signal line 12 and the fourth signal line 40 are arranged in the same layer, which can reduce the number of interlayer insulating layers and make the display screen 2 thinner.

[0281] When the third signal line 30 and / or the fourth signal line 40 are disposed in the same layer as the second sub-signal line 12, in some embodiments, such as Figure 8a As shown, a second sub-signal line 12 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the first sub-signal line 11 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projection of the third signal line 30 and / or the fourth signal line 40 on the substrate 23 does not overlap with the orthographic projection of the second sub-signal line 12 on the substrate 23, and the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 intersect with the orthographic projection of the first sub-signal line 11 on the substrate 23.

[0282] That is, when the third signal line 30 and the second sub-signal line 12 are arranged on the same layer, the third signal line 30 does not cross the second sub-signal line 12, and the third signal line 30 crosses the first sub-signal line 11. When the fourth signal line 40 and the second sub-signal line 12 are arranged on the same layer, the fourth signal line 40 does not cross the second sub-signal line 12, and the fourth signal line 40 crosses the first sub-signal line 11.

[0283] It should be noted that Figure 9a-9e The positional relationship between the first sub-signal line 11 , the second sub-signal line 12 and the second signal line 20 is only a schematic diagram without any limitation. The three sub-signal lines 11 , 12 and 20 can be arranged in pairs at different layers.

[0284] In a third possible embodiment:

[0285] The third possible embodiment differs from the first and second possible embodiments in that the second sub-signal line 12 and the first sub-signal line 11 are disposed in the same layer.

[0286] like Fig.10a (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in FIG. 1 , the second sub-signal line 12 is disposed in the same layer as the first sub-signal line 11. Figure 8aAs shown, in the same first signal line group 100 , the orthographic projection of the first sub-signal line 11 on the substrate 23 is parallel to the orthographic projection of the second signal line 20 on the substrate 23 .

[0287] That is, the first sub-signal line 11 and the second sub-signal line 12 in the first signal line 10 are arranged in the same layer, and the first signal line 10 and the second signal line 20 are arranged in different layers. The orthographic projection of the first sub-signal line 11 in the first signal line 10 and the orthographic projection of the second signal line 20 on the substrate 23 are arranged side by side, and the second sub-signal line 12 in the first signal line 10 is located directly above or directly below the second signal line 20.

[0288] Similarly, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, it is optional, such as Fig.10a As shown, the third signal line 30 and the fourth signal line 40 are disposed in the same layer, and the third signal line 30 and the fourth signal line 40 are disposed in different layers from the first sub-signal line 11 and the second sub-signal line 12 .

[0289] Alternatively, regarding the positional relationship between the third signal line 30 and the fourth signal line 40 and the first signal line 10, optionally, as Fig.10b (along Figure 8a As shown in the cross-sectional view taken along the A1-A2 line in the figure, the third signal line 30 and the fourth signal line 40 are arranged in different layers, and the third signal line 30 and the fourth signal line 40 and the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers.

[0290] Of course, the third signal line 30 may be located above the fourth signal line 40 , or the fourth signal line 40 may be located above the third signal line 30 .

[0291] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in some embodiments, as Figure 8a As shown, a second sub-signal line 12 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the first sub-signal line 11 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 do not overlap with the orthographic projection of the second sub-signal line 12 on the substrate 23, and the orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 intersect with the orthographic projection of the first sub-signal line 11 on the substrate 23.

[0292] That is, one second sub-signal line 12 is located in one transparent sub-pixel T region and does not cross the signal lines located at the boundary between two adjacent transparent sub-pixels T (eg, the third signal line 30 and the fourth signal line 40 ).

[0293] When the third signal line 30 and the fourth signal line 40 are arranged in different layers from the first sub-signal line 11 and the second sub-signal line 12, in other embodiments, in order to reduce the number of the second sub-signal lines 12 and reduce the complexity of the first signal line 10, as Figure 8d As shown, the second signal sub-line 12 passes through at least one area where a transparent sub-pixel T is located along its extension direction.

[0294] It is understandable that in the schematic diagram provided in this example, from the perspective of the figure, the first signal line 10 and the second signal line 20 extending along the horizontal direction X are used as an example for illustration. Fig.11 As shown, the first signal line 10 and the second signal line 20 may also extend along the vertical direction Y. The structure of the first signal line 10 and the second signal line 20 when extending along the vertical direction Y is the same as that when extending along the horizontal direction X, which will not be repeated here.

[0295] Example 2

[0296] The difference between Example 2 and Example 1 is that the structures of the third signal line 30 and the fourth signal line 40 in the display screen 2 are different.

[0297] like Fig.12a As shown, the display screen 2 includes a plurality of third signal lines 30 insulated from each other and a plurality of fourth signal lines 40 insulated from each other; the plurality of third signal lines 30 and the plurality of fourth signal lines 40 extend in the same direction, are insulated, and are alternately arranged on the substrate 23 .

[0298] The orthographic projections of the third signal line 30 and the fourth signal line 40 in at least one second signal line group 200 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0299] That is, in a possible embodiment, the display screen 2 includes a second signal line group 200 , and the orthographic projections of the third signal line 30 and the fourth signal line 40 in the second signal line group 200 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0300] In another possible embodiment, Fig.12a As shown, the display screen 2 includes a plurality of second signal line groups 200 , and the orthographic projections of the third signal line 30 and the fourth signal line 40 included in some of the second signal line groups 200 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0301] In another possible embodiment, Figure 12bAs shown, the display screen 2 includes a plurality of second signal line groups 200. Each of the plurality of second signal line groups 200 includes a third signal line 30 and a fourth signal line 40. The orthographic projections of the third signal line 30 and the fourth signal line 40 on the substrate 23 overlap in the area where the transparent sub-pixel T is located.

[0302] Among them, the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 overlap in the area where the transparent sub-pixel T is located. It can be understood that along the thickness direction of the display screen 2, part of the third signal line 30 is located directly above or directly below the fourth signal line 40.

[0303] In a possible embodiment, Figure 12b As shown, the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 overlap in the area where each transparent sub-pixel T is located.

[0304] In another possible embodiment, Fig.12c As shown, the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 overlap in the area where some of the transparent sub-pixels T among the plurality of transparent sub-pixels T are located.

[0305] In addition, in order to reduce the changes to the preparation process and reduce the process complexity. In a possible embodiment, Figure 12a-12c As shown, only the structure of the same signal line is changed, so that the originally parallel third signal line 30 and fourth signal line 40 overlap.

[0306] In order to unify the manufacturing process, the structure of each third signal line 30 is made the same. In another possible embodiment, as Fig.12d As shown, the structures of each third signal line 30 connected to the sub-pixels in the first sub-pixel array D1 are the same.

[0307] In order to reduce the shielding area of ​​the third signal line 30 and the fourth sub-signal line 40, the area of ​​the transparent sub-pixel T is maximized to improve the light transmittance. Fig.12e As shown, in the case where one side of the second signal line group 200 is a transparent sub-pixel T and the other side is a first light-emitting sub-pixel P1, the signal line relatively close to the transparent sub-pixel T in the second signal line group 200 is bent toward the signal line relatively far from the transparent sub-pixel T (as shown in FIG. Fig.12e (as shown in the area enclosed by the elliptical dotted circle in the middle).

[0308] For example, Fig.12eAs shown, in the area encircled by the upper elliptical dotted line, the third signal line 30 is closer to the transparent sub-pixel T than the fourth signal line 40. Therefore, the third signal line 30 bends toward the fourth signal line 40 to overlap the third signal line 30 and the fourth signal line 40.

[0309] In the area encircled by the lower elliptical dotted line, the fourth signal line 40 is closer to the transparent sub-pixel T than the third signal line 30 . Therefore, the fourth signal line 40 bends toward the third signal line 30 , so that the third signal line 30 and the fourth signal line 40 overlap.

[0310] It should be noted that if Figure 12a-12e As shown, although the orthographic projection of the third signal line 30 on the substrate 23 and the orthographic projection of the fourth signal line 40 on the substrate 23 overlap, the third signal line 30 and the fourth sub-signal line 40 are insulated from each other.

[0311] The embodiment of the present application adjusts the structure of the third signal line 30 and the fourth sub-signal line 40 so that the orthographic projections of the third signal line 30 and the fourth sub-signal line 40 on the substrate 23 overlap in the area where the transparent sub-pixel T is located, and the overlapping portion of the orthographic projections of the third signal line 30 and the fourth sub-signal line 40 does not form a diffraction grating. Therefore, the structure of the third signal line 30 and the fourth sub-signal line 40 provided in the embodiment of the present application can reduce the diffraction grating formed between the third signal line 30 and the fourth sub-signal line 40, thereby reducing the influence of the third signal line 30 and the fourth sub-signal line 40 on the light incident on the display screen 2, and improving the transmittance of the first display area A1 where the first sub-pixel array D1 is located to the light. The optical device 6 in the terminal is arranged on the back of the display screen 2 and corresponds to the first display area A1, so the lighting effect of the optical device 6 can be improved.

[0312] In addition, after the orthographic projections of the third signal line 30 and the fourth sub-signal line 40 on the substrate 23 overlap in the area where the transparent sub-pixel T is located, the area where the transparent sub-pixel T is located can be further increased, and the shielding of the third signal line 30 and the fourth sub-signal line 40 on the area where the transparent sub-pixel T is located is reduced, thereby improving the transmittance of the area where the transparent sub-pixel T is located. Therefore, the lighting effect of the optical device 6 can be further improved.

[0313] Regarding the structures of the third signal line 30 and the fourth sub-signal line 40, in a possible embodiment, as shown in FIG. Fig.13a As shown, the third signal line 30 includes at least one third sub-signal line 31 and at least one fourth sub-signal line 32 . The third sub-signal line 31 and the fourth sub-signal line 32 are arranged in parallel and are alternately connected along the extension direction of the third signal line 30 .

[0314] The third sub-signal line 31 is arranged in parallel with the fourth sub-signal line 32 , that is, the third sub-signal line 31 is arranged in a staggered manner with the fourth sub-signal line 32 , and the two are not on the same extension line.

[0315] The third signal sub-line 31 and the fourth signal sub-line 32 are alternately connected along the extension direction of the third signal line 30, and the connection method between the first signal sub-line 11 and the second signal sub-line 12 is not limited. Fig.13a As shown, the third sub-signal line 31 is connected to the fourth sub-signal line 32 via a second connecting line 33 .

[0316] When the third sub-signal line 31 and the fourth sub-signal line 32 are in the same layer, the second connecting line 33 can be in the same layer as the third sub-signal line 31, and both ends of the second connecting line 33 are directly connected to the third sub-signal line 31 and the fourth sub-signal line 32. In this case, the third sub-signal line 31, the fourth sub-signal line 32 and the second connecting line 33 can be an integrated structure.

[0317] In the case where the third sub-signal line 31 and the fourth sub-signal line 32 are in different layers, the second connection line 33 can be in the same layer as the third sub-signal line 31, and the two can also be an integral structure, and the second connection line 33 is connected to the fourth sub-signal line 32 through a via hole to achieve the connection between the third sub-signal line 31 and the fourth sub-signal line 32. Alternatively, the second connection line 33 can be in the same layer as the fourth sub-signal line 32, and the two can also be an integral structure, and the second connection line 33 is connected to the third sub-signal line 31 through a via hole to achieve the connection between the third sub-signal line 31 and the fourth sub-signal line 32.

[0318] Of course, no matter which structure is used, the second connection line 33 will not be connected to the fourth signal line 40 to avoid a short circuit.

[0319] The fourth signal sub-line 32 is located in the area where the transparent sub-pixel T is located.

[0320] In the same second signal line group 200 , the orthographic projection of the fourth signal line 32 on the substrate 23 overlaps with the orthographic projection of the fourth signal line 40 on the substrate 23 , but the fourth signal line 32 and the fourth signal line 40 are arranged in different layers and are insulated from each other.

[0321] That is, in the third signal line 30 , the fourth sub-signal line 32 is located in the region where the transparent sub-pixel T is located, and the fourth sub-signal line 32 is located directly above or directly below the fourth signal line 40 .

[0322] Regarding the structure of the fourth signal sub-line 32, in some embodiments, as Fig.13a and Fig.13bAs shown, a fourth sub-signal line 32 is located in an area where a transparent sub-pixel T is located and does not penetrate the area, and the third sub-signal line 31 crosses the boundary between two adjacent transparent sub-pixels T. The orthographic projections of the first signal line 10 and the second signal line 20 on the substrate 23 do not overlap with the orthographic projection of the fourth sub-signal line 32 on the substrate 23, and the orthographic projections of the first signal line 10 and the second signal line 20 on the substrate 23 intersect with the orthographic projection of the third sub-signal line 31 on the substrate 23.

[0323] That is, one fourth sub-signal line 32 is located in one transparent sub-pixel T region and does not cross the signal line located at the boundary between two adjacent transparent sub-pixels T (eg, the first signal line 10 and the second signal line 20 ).

[0324] At this time, the structure of the second sub-signal line 12 is as follows: Fig.13a As shown, a second sub-signal line 12 is located in a transparent sub-pixel T region and does not cross the signal lines (eg, the third signal line 30 and the fourth signal line 40) located at the boundary between two adjacent transparent sub-pixels T. Alternatively, as Fig.13b As shown, the second signal sub-line 12 passes through at least one area where a transparent sub-pixel T is located along its extension direction.

[0325] Regarding the structure of the fourth sub-signal line 32, in some other embodiments, as Fig.13c and Fig.13d As shown, in order to reduce the number of fourth sub-signal lines 32 and reduce the complexity of the third signal line 30 , the fourth sub-signal line 32 at least runs through the area where a transparent sub-pixel T is located along its extension direction.

[0326] At this time, the structure of the second sub-signal line 12 is as follows: Fig.13c As shown, a second sub-signal line 12 is located in a transparent sub-pixel T region and does not cross the signal lines (eg, the third signal line 30 and the fourth signal line 40) located at the boundary between two adjacent transparent sub-pixels T. Alternatively, as Fig.13d As shown, the second signal sub-line 12 passes through at least one area where a transparent sub-pixel T is located along its extension direction.

[0327] Next, the positional relationship among the third sub-signal line 31 , the fourth sub-signal line 32 , and the fourth signal line 40 will be described.

[0328] In a first possible embodiment:

[0329] like Fig.14a (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 line in the figure, the fourth sub-signal line 32 and the third sub-signal line 31 are arranged in different layers, and the third sub-signal line 31 and the fourth signal line 40 are arranged in the same layer.

[0330] That is to say, the third sub-signal line 31 in the third signal line 30 is arranged in the same layer as the fourth signal line 40 , and the fourth sub-signal line 32 in the third signal line 30 is jumped to other film layers to achieve that the fourth sub-signal line 32 is located directly above or directly below the fourth signal line 40 .

[0331] It is understandable that if Fig.14a As shown, in order to avoid short circuits between signal lines of adjacent film layers, an ILD layer is provided between adjacent signal lines. The number of ILD layers between adjacent signal lines is not limited. Fig.14a The material of the ILD layer is not limited, and any material that can play an insulating role can be applied to the ILD layer.

[0332] In order to avoid a short circuit between the second connection line 33 and the fourth signal line 40, as shown in FIG. Fig.14a As shown, the second connection line 33 is arranged on the same layer as the fourth sub-signal line 32, and the second connection line 33 is connected to the third sub-signal line 31 through a via on the ILD layer between the third sub-signal line 31 and the fourth sub-signal line 32 to achieve the connection between the third sub-signal line 31 and the fourth sub-signal line 32.

[0333] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0334] Optional, such as Fig.14a As shown, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0335] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0336] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0337] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0338] Or, alternatively, Fig.14b (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0339] Furthermore, the third sub-signal line 31 and the fourth signal line 40 are disposed in the same layer as the second sub-signal line 12 , and the fourth sub-signal line 32 and the first sub-signal line 11 , the second sub-signal line 12 and the second signal line 20 are all disposed in different layers.

[0340] In this way, when preparing the second sub-signal line 12, the third sub-signal line 31 and the fourth signal line 40 can be prepared in the same process, which can simplify the preparation process. In addition, the third sub-signal line 31 and the fourth signal line 40 are arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0341] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0342] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0343] Or, alternatively, Fig.14c (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0344] Furthermore, the fourth sub-signal line 32 is disposed in the same layer as the second sub-signal line 12 , the fourth sub-signal line 32 and the first sub-signal line 11 and the second signal line 20 are disposed in different layers, and the third sub-signal line 31 and the fourth signal line 40 are disposed in different layers from the second sub-signal line 12 .

[0345] In this way, the fourth sub-signal line 32 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0346] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-Figure 13c shown.

[0347] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0348] Or, alternatively, Fig.14d As shown, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0349] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0350] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0351] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0352] Or, alternatively, Fig.14e (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0353] Furthermore, the third sub-signal line 31 and the fourth signal line 40 are disposed in the same layer as the second sub-signal line 12 , and the fourth sub-signal line 32 and the first sub-signal line 11 , the second sub-signal line 12 and the second signal line 20 are all disposed in different layers.

[0354] In this way, when preparing the second sub-signal line 12, the third sub-signal line 31 and the fourth signal line 40 can be prepared in the same process, which can simplify the preparation process. In addition, the third sub-signal line 31 and the fourth signal line 40 are arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0355] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0356] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0357] Or, alternatively, Fig.14f (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0358] Furthermore, the third sub-signal line 31 and the fourth signal line 40 are arranged on different layers from the second sub-signal line 12 , the fourth sub-signal line 32 is arranged on the same layer as the second sub-signal line 12 , and the fourth sub-signal line 32 and the first sub-signal line 11 and the second signal line 20 are all arranged on different layers.

[0359] In this way, the fourth sub-signal line 32 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0360] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0361] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0362] Or, alternatively, Figure 14g (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0363] Furthermore, the third signal sub-line 31 and the fourth signal line 40 are disposed in different layers from the second signal sub-line 12 , and the fourth signal sub-line 32 is disposed in the same layer as the first signal sub-line 11 .

[0364] In this way, when preparing the first signal sub-line 11, the fourth signal sub-line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the fourth signal sub-line 32 is arranged in the same layer as the first signal sub-line 11, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0365] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13b shown.

[0366] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0367] Or, optionally, the second sub-signal line 12 is provided in the same layer as the first sub-signal line 11 .

[0368] When the second signal sub-line 12 and the first signal sub-line 11 are disposed in the same layer, the first connection line 13 is disposed in the same layer as the second signal sub-line 12 and the first signal sub-line 11. Figure 14h (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction, the film layer position where the first connecting line 13 and the second sub-signal line 12 are located is the film layer position where the first sub-signal line 11 is located.

[0369] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0370] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0371] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0372] Or, optionally, the second sub-signal line 12 is provided in the same layer as the first sub-signal line 11 .

[0373] When the second signal sub-line 12 and the first signal sub-line 11 are disposed in the same layer, the first connection line 13 is disposed in the same layer as the second signal sub-line 12 and the first signal sub-line 11. Fig.14i (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction, the film layer position where the first connecting line 13 and the second sub-signal line 12 are located is the film layer position where the first sub-signal line 11 is located.

[0374] Furthermore, the fourth signal sub-line 32 is provided on the same layer as the first signal sub-line 11 and the second signal sub-line 12 .

[0375] In this way, when preparing the first sub-signal line 11 and the second sub-signal line 12, the fourth sub-signal line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the first sub-signal line 11 and the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0376] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13b shown.

[0377] In a second possible embodiment:

[0378] The second possible embodiment differs from the first possible embodiment in that the third sub-signal line 31 and the fourth signal line 40 are disposed in different layers.

[0379] like Fig.15a (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 line in the figure, the fourth sub-signal line 32 and the third sub-signal line 31 are arranged in different layers, and the third sub-signal line 31 and the fourth signal line 40 are arranged in different layers.

[0380] That is, the third sub-signal line 31 and the fourth sub-signal line 32 in the third signal line 30 are both arranged in different layers from the fourth signal line 40 , so that the fourth sub-signal line 32 is located directly above or directly below the fourth signal line 40 .

[0381] Among them, the third sub-signal line 31 and the fourth signal line 40 are arranged in different layers, and the third sub-signal line 31 can be located above the fourth signal line 40. In this case, the second connecting line 33 can be in the same layer as the third sub-signal line 31, and the second connecting line 33 can also be in the same layer as the fourth sub-signal line 32 to avoid short circuit between the second connecting line 33 and the fourth signal line 40. The third sub-signal line 31 can also be located below the fourth signal line 40. In this case, the second connecting line 33 and the fourth sub-signal line 32 are in the same layer to avoid short circuit between the second connecting line 33 and the fourth signal line 40. In this example, the third sub-signal line 31 is located above the fourth signal line 40, and the second connecting line 33 and the fourth sub-signal line 32 are arranged in the same layer as an example for illustration.

[0382] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0383] Optional, such as Fig.15a As shown, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0384] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 , the fourth sub-signal line 32 , and the fourth sub-signal line 32 .

[0385] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0386] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0387] Or, alternatively, Fig.15b (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0388] Furthermore, the fourth signal line 40 is provided on the same layer as the second sub-signal line 12 .

[0389] In this way, the fourth signal line 40 can be prepared in the same process when preparing the second signal line 12, which can simplify the preparation process. In addition, the fourth signal line 40 and the second signal line 12 are arranged in the same layer, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 thinner and lighter.

[0390] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0391] Or, alternatively, Fig.15c (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0392] Furthermore, the third signal sub-line 31 is provided on the same layer as the second signal sub-line 12 .

[0393] In this way, the third sub-signal line 31 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the third sub-signal line 31 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0394] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0395] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0396] Or, alternatively, Fig.15d (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0397] Furthermore, the fourth signal sub-line 32 is provided on the same layer as the second signal sub-line 12 .

[0398] In this way, the fourth sub-signal line 32 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0399] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-Figure 13c shown.

[0400] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0401] Or, alternatively, Fig.15e As shown, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0402] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0403] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0404] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0405] Or, alternatively, Fig.15f (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0406] Furthermore, the fourth signal line 40 is provided on the same layer as the second sub-signal line 12 .

[0407] In this way, the fourth signal line 40 can be prepared in the same process when preparing the second signal line 12, which can simplify the preparation process. In addition, the fourth signal line 40 and the second signal line 12 are arranged in the same layer, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 thinner and lighter.

[0408] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0409] Or, alternatively, Figure 15g (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0410] Furthermore, the third signal sub-line 31 is provided on the same layer as the second signal sub-line 12 .

[0411] In this way, the third sub-signal line 31 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the third sub-signal line 31 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0412] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0413] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0414] Or, alternatively, Fig.15h (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0415] Furthermore, the fourth signal sub-line 32 is provided on the same layer as the second signal sub-line 12 .

[0416] In this way, the fourth sub-signal line 32 can be prepared in the same process when preparing the second sub-signal line 12, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0417] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-Figure 13c shown.

[0418] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0419] Or, alternatively, Fig.15i (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0420] Furthermore, the fourth signal sub-line 32 is provided on the same layer as the first signal sub-line 11 .

[0421] In this way, when preparing the first signal sub-line 11, the fourth signal sub-line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the fourth signal sub-line 32 is arranged in the same layer as the first signal sub-line 11, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0422] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13b shown.

[0423] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0424] Or, optionally, the second sub-signal line 12 is provided in the same layer as the first sub-signal line 11 .

[0425] When the second signal sub-line 12 and the first signal sub-line 11 are disposed in the same layer, the first connection line 13 is disposed in the same layer as the second signal sub-line 12 and the first signal sub-line 11. Fig.15j (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction, the film layer position where the first connecting line 13 and the second sub-signal line 12 are located is the film layer position where the first sub-signal line 11 is located.

[0426] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0427] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0428] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0429] Or, optionally, the second sub-signal line 12 is provided in the same layer as the first sub-signal line 11 .

[0430] When the second signal sub-line 12 and the first signal sub-line 11 are disposed in the same layer, the first connection line 13 is disposed in the same layer as the second signal sub-line 12 and the first signal sub-line 11. Figure 15k (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction, the film layer position where the first connecting line 13 and the second sub-signal line 12 are located is the film layer position where the first sub-signal line 11 is located.

[0431] Furthermore, the fourth signal sub-line 32 is provided on the same layer as the first signal sub-line 11 and the second signal sub-line 12 .

[0432] In this way, when preparing the first sub-signal line 11 and the second sub-signal line 12, the fourth sub-signal line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the fourth sub-signal line 32 is arranged in the same layer as the first sub-signal line 11 and the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0433] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13b shown.

[0434] In a third possible embodiment:

[0435] The third possible embodiment differs from the first possible embodiment in that the third sub-signal line 31 and the fourth sub-signal line 32 are disposed in the same layer.

[0436] like Fig.16a (along Fig.13a As shown in the cross-sectional view along the B1-B2 direction, the third sub-signal line 31 and the fourth sub-signal line 32 are arranged in the same layer. In the same second signal line group 200, the orthographic projection of the third sub-signal line 31 on the substrate 23 is parallel to the orthographic projection of the fourth signal line 40 on the substrate 23.

[0437] That is, the third sub-signal line 31 and the fourth sub-signal line 32 in the third signal line 30 are arranged in the same layer, and the third signal line 30 and the fourth signal line 40 are arranged in different layers. The orthographic projection of the third sub-signal line 31 in the third signal line 30 and the orthographic projection of the fourth signal line 40 on the substrate 23 are arranged side by side, and the fourth sub-signal line 32 in the third signal line 30 is located directly above or directly below the fourth signal line 40.

[0438] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0439] Optional, such as Fig.16a As shown, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0440] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 , the fourth sub-signal line 32 , and the fourth sub-signal line 32 .

[0441] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0442] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0443] Or, alternatively, Fig.16b (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0444] Furthermore, the fourth signal line 40 is provided on the same layer as the second sub-signal line 12 .

[0445] In this way, the fourth signal line 40 can be prepared in the same process when preparing the second signal line 12, which can simplify the preparation process. In addition, the fourth signal line 40 and the second signal line 12 are arranged in the same layer, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 thinner and lighter.

[0446] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0447] Or, alternatively, Fig.16c (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in the same layer.

[0448] Furthermore, the third sub-signal line 31 and the fourth sub-signal line 32 are provided in the same layer as the second sub-signal line 12 .

[0449] In this way, when preparing the second sub-signal line 12, the third sub-signal line 31 and the fourth sub-signal line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the third sub-signal line 31 and the fourth sub-signal line 32 are arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0450] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0451] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0452] Or, alternatively, Fig.16d (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0453] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0454] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0455] Or, alternatively, Fig.16e (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0456] Furthermore, the fourth signal line 40 is provided on the same layer as the second sub-signal line 12 .

[0457] In this way, the fourth signal line 40 can be prepared in the same process when preparing the second signal line 12, which can simplify the preparation process. In addition, the fourth signal line 40 and the second signal line 12 are arranged in the same layer, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 thinner and lighter.

[0458] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0459] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0460] Or, alternatively, Fig.16f (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction in the figure, the first sub-signal line 11 and the second sub-signal line 12 are arranged in different layers, and the first sub-signal line 11 and the second signal line 20 are arranged in different layers.

[0461] Furthermore, the third sub-signal line 31 and the fourth sub-signal line 32 are provided in the same layer as the second sub-signal line 12 .

[0462] In this way, when preparing the second sub-signal line 12, the third sub-signal line 31 and the fourth sub-signal line 32 can be prepared in the same process, which can simplify the preparation process. In addition, the third sub-signal line 31 and the fourth sub-signal line 32 are arranged in the same layer as the second sub-signal line 12, which can reduce the number of interlayer insulating layers and conductive layers, making the display screen 2 lighter and thinner.

[0463] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Fig.13a or Fig.13c shown.

[0464] Regarding the positional relationship among the first sub-signal line 11, the second sub-signal line 12, the second signal line 20, the third sub-signal line 31, the fourth sub-signal line 32 and the fourth signal line 40:

[0465] Or, optionally, the second sub-signal line 12 is provided in the same layer as the first sub-signal line 11 .

[0466] When the second signal sub-line 12 and the first signal sub-line 11 are disposed in the same layer, the first connection line 13 is disposed in the same layer as the second signal sub-line 12 and the first signal sub-line 11. Figure 16g (along Fig.13a As shown in the cross-sectional view taken along the B1-B2 direction, the film layer position where the first connecting line 13 and the second sub-signal line 12 are located is the film layer position where the first sub-signal line 11 is located.

[0467] Furthermore, the first sub-signal line 11 , the second sub-signal line 12 , and the second signal line 20 are disposed in different layers from the third sub-signal line 31 and the fourth sub-signal line 32 .

[0468] In this case, the structures of the second sub-signal line 12 and the fourth sub-signal line 32 can be as follows: Figure 13a-13d shown.

[0469] The above are only specific implementations of the present application, but the protection scope of the application is not limited thereto. Any technician familiar with the technical field can easily think of changes or substitutions within the technical scope disclosed in the present application, which should be included in the protection scope of the present application. Therefore, the protection scope of the present application should be based on the protection scope of the claims.

Claims

1. A display module, characterized in that: include: substrate; A plurality of first signal lines are arranged on the substrate and insulated from each other; A plurality of second signal lines are arranged on the substrate and insulated from each other; the plurality of second signal lines and the plurality of first signal lines extend in the same direction, are insulated, and are alternately arranged; At least one first sub-pixel array is disposed on the substrate; the first sub-pixel array comprises a plurality of first light-emitting sub-pixels and a plurality of transparent sub-pixels, and the plurality of first light-emitting sub-pixels and the plurality of transparent sub-pixels are mixedly arranged; A first signal line group is arranged between adjacent rows of sub-pixels of the first sub-pixel array, and the first signal line group includes one first signal line and one second signal line; The orthographic projections of the first signal line and the second signal line in at least one of the first signal line groups on the substrate overlap in the area where the transparent sub-pixel is located; The first signal line and the second signal line are any two different signal lines among an enable signal line EM, a first gate scanning signal line N-1, a second gate scanning signal line N, an initial signal line Vint, and a reverse power supply voltage line ELVSS; or, The first signal line and the second signal line are both any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS; or, The first signal line and the second signal line are both data lines DL or power voltage lines ELVDD.

2. The display module according to claim 1, characterized in that: The first signal line includes at least one first sub-signal line and at least one second sub-signal line, the first sub-signal line and the second sub-signal line are arranged in parallel and are alternately connected along an extending direction of the first signal line; In the same first signal line group, an orthographic projection of the second sub-signal line on the substrate overlaps with an orthographic projection of the second signal line on the substrate; The second sub-signal line is located in the area where the transparent sub-pixel is located, and the second sub-signal line and the second signal line are arranged in different layers.

3. The display module according to claim 2, characterized in that: The second signal sub-line and the first signal sub-line are disposed in different layers.

4. The display module according to claim 3, characterized in that: The first sub-signal line and the second signal line are arranged in the same layer or in different layers.

5. The display module according to claim 2, characterized in that: The second sub-signal line is arranged on the same layer as the first sub-signal line; In the same first signal line group, an orthographic projection of the first sub-signal line on the substrate is parallel to an orthographic projection of the second signal line on the substrate.

6. The display module according to any one of claims 2 to 4, characterized in that: The display module further includes a plurality of third signal lines insulated from each other and a plurality of fourth signal lines insulated from each other; The plurality of third signal lines and the plurality of fourth signal lines are parallel, insulated and alternately arranged on the substrate; The second sub-signal line is arranged in the same layer as the third signal line and / or the fourth signal line; Wherein, the first signal line intersects with the third signal line.

7. The display module according to any one of claims 2 to 5, characterized in that: The display module further includes a plurality of third signal lines insulated from each other and a plurality of fourth signal lines insulated from each other; The plurality of third signal lines and the plurality of fourth signal lines extend in the same direction, are insulated, and are alternately arranged on the substrate; A second signal line group is arranged between adjacent rows of sub-pixels of the first sub-pixel array, and the second signal line group includes one third signal line and one fourth signal line; The orthographic projections of the third signal line and the fourth signal line in at least one of the second signal line groups on the substrate overlap in the area where the transparent sub-pixel is located; Wherein, the first signal line intersects with the third signal line.

8. The display module according to claim 7, characterized in that: The third signal line includes at least one third sub-signal line and at least one fourth sub-signal line, the third sub-signal line and the fourth sub-signal line are arranged in parallel and are alternately connected along the extension direction of the third signal line; In the same second signal line group, an orthographic projection of the fourth sub-signal line on the substrate overlaps with an orthographic projection of the fourth signal line on the substrate; The fourth sub-signal line is located in the area where the transparent sub-pixel is located, and the fourth sub-signal line and the fourth signal line are arranged in different layers.

9. The display module according to claim 8, characterized in that: The fourth signal sub-line and the third signal sub-line are arranged in different layers.

10. The display module according to claim 9, characterized in that: The third signal sub-line and the fourth signal line are arranged in the same layer or in different layers.

11. The display module according to claim 8, characterized in that: The fourth sub-signal line is arranged on the same layer as the third sub-signal line; In the same second signal line group, an orthographic projection of the third sub-signal line on the substrate is parallel to an orthographic projection of the fourth signal line on the substrate.

12. The display module according to claim 8, characterized in that: Each of the fourth sub-signal lines is located in an area where a transparent sub-pixel is located, and adjacent fourth sub-signal lines are connected through the third sub-signal line; The orthographic projection of the first signal line on the substrate does not overlap with the orthographic projection of the fourth sub-signal line on the substrate, and intersects with the orthographic projection of the third sub-signal line on the substrate.

13. The display module according to claim 12, characterized in that: The fourth sub-signal line is disposed on the same layer as the second signal line.

14. The display module according to claim 8, characterized in that: The fourth sub-signal line is arranged in a different layer from the first signal line and the second signal line; The fourth signal sub-line passes through at least one area where the transparent sub-pixel is located along its extending direction.

15. The display module according to claim 8, characterized in that: Each of the second sub-signal lines is located in an area where a transparent sub-pixel is located, and the first sub-signal line crosses a boundary between two adjacent transparent sub-pixels; The orthographic projection of the third signal line on the substrate and / or the orthographic projection of the fourth signal line on the substrate do not overlap with the orthographic projection of the second sub-signal line on the substrate, and intersect with the orthographic projection of the first sub-signal line on the substrate.

16. The display module according to claim 15, characterized in that: In a case where the first signal line includes at least one first sub-signal line and at least one second sub-signal line, the second sub-signal line is disposed in the same layer as the third signal line or the fourth signal line.

17. The display module according to claim 7, characterized in that: In the case where the first signal line includes at least one first sub-signal line and at least one second sub-signal line, the second sub-signal line and the third signal line and the fourth signal line are all arranged in different layers; The second signal sub-line at least passes through a region where the transparent sub-pixel is located along its extension direction.

18. The display module according to claim 7, characterized in that: The first signal line and the third signal line are gate lines and data lines to each other.

19. The display module according to claim 1, characterized in that: The plurality of first light-emitting sub-pixels are divided into a plurality of light-emitting pixels, each of the light-emitting pixels comprising at least three adjacent first light-emitting sub-pixels respectively used for displaying three primary colors; The plurality of transparent sub-pixels are divided into a plurality of transparent pixels, the number of the transparent sub-pixels included in each of the transparent pixels is equal to the number of the first light-emitting sub-pixels included in the light-emitting pixel, and the plurality of transparent sub-pixels in the same transparent pixel are adjacent; In the first sub-pixel array, the light-emitting pixels and the transparent pixels are mixedly arranged.

20. The display module according to claim 7, characterized in that: The first light-emitting sub-pixels in the same row arranged along the extending direction of the first signal line are connected to the same first signal line and the same second signal line; and / or, The first light-emitting sub-pixels in the same row arranged along the extending direction of the third signal line are connected to the same third signal line and the same fourth signal line.

21. The display module according to claim 1, characterized in that: The first light-emitting sub-pixel includes a driving circuit and a light-emitting device; the driving circuit is connected to the first signal line, the second signal line and the light-emitting device; the light-emitting device includes a first cathode, a first anode and an electroluminescent layer located between the first cathode and the first anode; The transparent sub-pixel includes a second cathode, and the second cathode is an integral structure with the first cathode.

22. The display module according to any one of claims 8 to 18 and 20, characterized in that: The third signal line and the fourth signal line are a data line DL and a power voltage line ELVDD respectively; or, The third signal line and the fourth signal line are any two different signal lines among the enable signal line EM, the first gate scanning signal line N-1, the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS; or, The third signal line and the fourth signal line are both any one of the second gate scanning signal line N, the initial signal line Vint, and the reverse power supply voltage line ELVSS.

23. A display screen, characterized in that: It comprises a display module and a cover plate as described in any one of claims 1 to 22.

24. A terminal, characterized in that: The display screen comprising claim 23; The terminal further includes an optical device; the optical device is arranged on the back of the display screen, with the light-receiving surface facing the display screen, and the orthographic projection of the optical device on the display screen is located in the area where the first sub-pixel array is located.

Citation Information

Patent Citations

  • Display screen and terminal

    CN110444125A

  • Display panel, manufacturing method thereof and display device

    US20180196536A1