Display panel and display device

By setting transparent leads in the transparent display area to connect the pixel electrodes and the pixel driving circuits in the peripheral area, the problems of low brightness and poor image quality in the transparent display area are solved, a high transmittance and high brightness display effect is achieved, and the overall image quality of the display panel is improved.

CN114788008BActive Publication Date: 2025-09-16BOE TECHNOLOGY GROUP CO LTD +1
View PDF 3 Cites 0 Cited by

Patent Information

Application Number
CN202080002228.8
Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Priority Date
2020-09-24
Filing Date
2020-09-30
Publication Date
2025-09-16
Estimated Expiration
2040-11-25

AI Technical Summary

Technical Problem

The existing transparent display area has low brightness, resulting in poor image quality, and the low pixel density of the transparent display area affects the shooting effect.

Method used

A transparent lead is set in the transparent display area to connect the first pixel electrode and the first pixel driving circuit in the peripheral area to prevent the shading film layer from affecting the transmittance, and the first pixel driving circuit is set in the peripheral area to improve the transmittance and brightness of the transparent display area while maintaining a normal display effect.

Benefits of technology

The light transmittance and brightness of the transparent display area are improved, the graininess is eliminated, the consistency of shooting and display effects is ensured, and the overall image quality is improved.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure CN114788008B_ABST
    Figure CN114788008B_ABST
Patent Text Reader

Abstract

A display panel and a display device belong to the field of display technology. The display panel has a display area and a peripheral area (200), wherein the display area includes a main display area (100B) and a transparent display area (100A). The display panel includes a first sub-pixel (11), a first pixel driving circuit (12), and a transparent lead (13). The first sub-pixel (11) is located in the transparent display area (100A) and includes a first pixel electrode; the first pixel driving circuit (12) is located in the peripheral area (200); and the transparent lead (13) connects the first pixel electrode and the first pixel driving circuit (12) so that the first pixel driving circuit (12) drives the first sub-pixel (11) to emit light. The pixel driving circuit (12) of the transparent display area (100A) is arranged in the peripheral area (200), thereby improving the light transmittance of the transparent display area (100A), ensuring a good shooting effect, and also improving the display brightness of the transparent display area (100A), thereby improving the image quality of the entire display panel.
Need to check novelty before this filing date? Find Prior Art

Description

Technical Field

[0001] The present disclosure relates to the field of display technology, and in particular to a display panel and a display device. Background Art

[0002] Existing display devices typically feature cameras for photography. To maximize screen-to-body ratio, technologies such as notch screens, waterdrop notches, and in-display punch-holes have emerged. These technologies create a hole in the display area and place the camera below it, reducing the area occupied by the camera and increasing the screen-to-body ratio. However, these technologies require removing part of the display area, which can result in partial obscurity of the image.

[0003] To avoid sacrificing the display area, one approach is to create a transparent display area on the display panel and place an under-screen camera below the corresponding position of the transparent display area, allowing this area to perform both camera and display functions, improving the user experience. However, a problem with this type of display panel is that the transparent display area has lower brightness than the normal display area, resulting in poor image quality.

[0004] It should be noted that the information disclosed in the above background technology section is only used to enhance the understanding of the background of the present disclosure, and therefore may include information that does not constitute prior art known to ordinary technicians in this field. Summary of the Invention

[0005] According to one aspect of the present disclosure, a display panel is provided, comprising a display area and a peripheral area, wherein the display area includes a main display area and a transparent display area, and the display panel includes:

[0006] at least one first sub-pixel, located in the transparent display area, wherein the first sub-pixel comprises a first pixel electrode;

[0007] at least one first pixel driving circuit, located in the peripheral area;

[0008] At least one transparent lead is provided, wherein the transparent lead connects the first pixel electrode and the first pixel driving circuit, so that the first pixel driving circuit drives the first sub-pixel to emit light.

[0009] In an exemplary embodiment of the present disclosure, at least two of the transparent leads are located in different layers, and projections of the transparent leads located in different layers in a thickness direction of the display panel overlap.

[0010] In an exemplary embodiment of the present disclosure, the transparent lead includes a first sub-transparent lead and a second sub-transparent lead connected to each other, the first sub-transparent lead extends along the row direction and is located in the peripheral area, and the second sub-transparent lead extends along the column direction and is at least located in the display area.

[0011] In an exemplary embodiment of the present disclosure, the transparent lead is made of ITO, silver nanowires, or graphene.

[0012] In an exemplary embodiment of the present disclosure, the display panel further includes:

[0013] at least one first gate driving circuit, located in the peripheral area;

[0014] At least one first scan line is located in the peripheral area, and the first scan line connects the first gate driving circuit and the first pixel driving circuit, so that the first gate driving circuit provides a scan signal to the first pixel driving circuit.

[0015] In an exemplary embodiment of the present disclosure, each of the first gate driving circuits and each of the first pixel driving circuits are disposed on a same side of the transparent display area.

[0016] In an exemplary embodiment of the present disclosure, all of the first sub-pixels are divided into multiple rows, and the first sub-pixels corresponding to at least one first gate driving circuit are located in the same row.

[0017] In an exemplary embodiment of the present disclosure, the first pixel driving circuits connected to the first sub-pixels located in the same row form one or more pixel driving circuit islands, and the pixel driving circuit islands are arranged along the row direction on one side of the peripheral area close to the transparent display area.

[0018] In an exemplary embodiment of the present disclosure, the pixel driving circuits in the pixel driving circuit island are arranged along a row direction, and the first scanning line corresponding to the pixel driving circuit island extends along a row direction and sequentially connects the pixel driving circuits in the pixel driving circuit island.

[0019] In an exemplary embodiment of the present disclosure, the display panel further includes:

[0020] at least one second sub-pixel, located in the main display area, wherein the second sub-pixel comprises a second sub-pixel electrode;

[0021] at least one second pixel driving circuit, located in the main display area and electrically connected to the second sub-pixel electrode, the second pixel driving circuit driving the second sub-pixel to emit light;

[0022] The transparent display area and the main display area have the same pixel density.

[0023] In an exemplary embodiment of the present disclosure, the display panel further includes:

[0024] at least one second gate driving circuit, located in the peripheral area;

[0025] At least one second scan line is located in the peripheral area and the display area, and the second scan line connects the second gate driving circuit and the second pixel driving circuit so that the second gate driving circuit provides a scan signal to the second pixel driving circuit.

[0026] In an exemplary embodiment of the present disclosure, the display panel further includes:

[0027] A plurality of first data lines connect the first pixel driving circuit and the second pixel driving circuit corresponding to the first sub-pixels and the second sub-pixels located in the same column. The first data lines extend along the column direction and bypass the edge of the transparent display area.

[0028] According to another aspect of the present disclosure, a display device is provided, comprising the display panel and a camera as described above, wherein the camera is arranged on the backlight side of the display panel and corresponds to the transparent display area.

[0029] It is to be understood that the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the disclosure. BRIEF DESCRIPTION OF THE DRAWINGS

[0030] The accompanying drawings are incorporated into and constitute a part of the specification, illustrate embodiments consistent with the present disclosure, and together with the specification, are used to explain the principles of the present disclosure. Obviously, the drawings described below are only some embodiments of the present disclosure, and those skilled in the art can derive other drawings based on these drawings without inventive effort.

[0031] Figure 1 is a top view of a display panel in an embodiment of the present disclosure;

[0032] Figure 2 is a cross-sectional view of a first sub-pixel and a first pixel driving circuit in an embodiment of the present disclosure;

[0033] Figure 3 is a cross-sectional view of a second sub-pixel and a second pixel driving circuit in an embodiment of the present disclosure;

[0034] Figure 4 This is a schematic diagram of the structure of a transparent lead using two film layers in an embodiment of the present disclosure;

[0035] Figure 5 Schematic diagram of the wiring of the transparent lead in the embodiment of the present disclosure;

[0036] Figure 6 for Figure 5A partial enlarged view of the first wiring method of the transparent lead;

[0037] Figure 7 for Figure 5 A partial enlarged view of the second wiring method of the transparent lead;

[0038] Figure 8 for Figure 5 A partial enlarged view of the third wiring method of the transparent lead;

[0039] Figure 9 for Figure 5 A partial enlarged view of the fourth wiring method of the transparent lead;

[0040] Figure 10-13 Schematic diagram of the arrangement of the first gate driving circuit according to an embodiment of the present disclosure;

[0041] Figure 14 A schematic diagram of an arrangement of the second scan lines in an embodiment of the present disclosure;

[0042] Figure 15 This is a schematic diagram of another arrangement of the second scan lines in an embodiment of the present disclosure;

[0043] Figure 16 This is a schematic diagram of the arrangement of the first data line in an embodiment of the present disclosure;

[0044] Figure 17 This is a timing diagram of the display panel of the present disclosure when performing display.

[0045] In the figure: 100, display area; 200, peripheral area; 100A, transparent display area; 100B, main display area; 11, first sub-pixel; 12, first pixel driving circuit; 121, pixel driving circuit island; 13, transparent lead; 131, first sub-transparent lead; 132, second sub-transparent lead; 41, first gate driving circuit; 15, first scan line; 16, first data line; 21, second sub-pixel; 22, second pixel driving circuit; 23, second gate driving circuit; 24, second scan line; 301, first insulating layer; 302, second insulating layer; 303, third insulating layer; 80, first pixel electrode; 81, pixel defining layer; 82, light-emitting layer; 83, common electrode; 90, gate insulating layer; 91, active layer; 93, gate layer; 94, interlayer insulating layer; 95, source and drain layer; 96, passivation layer; 98, substrate. DETAILED DESCRIPTION

[0046] In the related art, for display panels with an under-screen camera set in a transparent display area, in order to improve the shooting effect, it is necessary to make the light transmittance of the transparent display area as high as possible. However, the pixel driving circuit required for display inevitably has some light-shielding film layers that block light and affect the light transmittance. One way is to reduce the pixel density of the transparent display area, thereby reducing the light blocking by the internal structure of the pixel driving circuit and achieving the purpose of increasing the light transmittance. However, since the pixel density of the transparent display area is lower than that of the normal display area, the brightness of this area will be lower than that of the normal display area during display, and there will be a visual sense of graininess, resulting in reduced image quality.

[0047] In view of the above problems, an embodiment of the present disclosure provides a display panel that improves the light transmittance of the transparent display area without affecting the display effect, thereby achieving a good balance between shooting and display effects.

[0048] like Figure 1 As shown, the display panel of the embodiment of the present disclosure has a display area and a peripheral area 200. The display area includes a main display area 100B and a transparent display area 100A. The transparent display area 100A is the area corresponding to the camera, and the other normal display area is the main display area 100B. The display panel includes at least one first sub-pixel 11, at least one first pixel driving circuit 12, and at least one transparent lead 13. The first sub-pixel 11 is located in the transparent display area 100A and includes a first pixel electrode; the first pixel driving circuit 12 is located in the peripheral area 200; and the transparent lead 13 connects the first pixel electrode and the first pixel driving circuit 12 so that the first pixel driving circuit 12 drives the first sub-pixel 11 to emit light.

[0049] The present disclosure normally disposes the first sub-pixel 11 in the transparent display area 100A, and disposes the first pixel driving circuit 12 corresponding to the first sub-pixel 11 in the peripheral area 200. This avoids the influence of the light-shielding film layer in the first pixel driving circuit 12 on the transmittance, thereby improving the transmittance of the transparent display area 100A and ensuring good imaging effects. Moreover, this structure does not affect the normal display of the transparent display area 100A and can also improve the display brightness of the transparent display area 100A. The pixel density of this area can be set according to the situation, for example, to be consistent with that of the main display area 100B. The display effect is no longer constrained by the pixel density, thereby improving the image quality of the entire display panel.

[0050] The display panel according to the embodiment of the present disclosure is described in detail below:

[0051] The display panel disclosed herein may be an OLED (Organic Light-Emitting Diode) display panel, such as an AM-OLED (Active Matrix OLED) display panel, a QD-OLED (Quantum Dot OLED) display panel, or the like.

[0052] Figure 1 The figure shows a top view of a display panel of an exemplary embodiment. The display area includes a main display area 100B for displaying images and a transparent display area 100A corresponding to the camera position. The transparent display area 100A is used to display images while allowing light to pass through so that the camera can receive light signals and take pictures.

[0053] In addition to the circular shape shown in the figure, the shape of the transparent display area 100A can also be a rectangle, a rounded rectangle, or other regular or irregular polygons. In addition to the one shown in the figure, the number of transparent display areas 100A can also be multiple to correspond to different numbers of cameras, thereby achieving different shooting effects. The position of the transparent display area 100A can be set in the center of the display area, or it can be set at any corner of the display area. In order to facilitate the explanation of the technical solution of the present disclosure, the following detailed description is given by taking the display panel having a transparent display area 100A, and the transparent display area 100A is located in the upper center of the display panel as an example.

[0054] In this exemplary embodiment, a plurality of first sub-pixels 11 are symmetrically arranged in the transparent display area 100A of the display panel, and correspondingly, a plurality of first pixel driving circuits 12 corresponding thereto are also symmetrically arranged in the peripheral area 200. For example, there are 16 first sub-pixels 11 in the figure, arranged in two rows, and there are also 16 first pixel driving circuits 12. The main display area 100B of the display panel has a conventional structure, with a plurality of second sub-pixels 21 and a plurality of second pixel driving circuits 22 arranged below the second sub-pixels 21 symmetrically arranged. The first pixel driving circuit 12 is electrically connected to the electrode of the first sub-pixel 11 through a transparent lead 13 to drive the first sub-pixel 11 to emit light; the second pixel driving circuit 22 is directly electrically connected to the electrode of the second sub-pixel 21 to drive the second sub-pixel 21 to emit light.

[0055] Taking the first pixel driving circuit as an example, the first pixel driving circuit 12 includes a driving transistor disposed on a substrate 98. The cross-sectional schematic diagram of the driving transistor can be referred to as Figure 2, which includes, from bottom to top, an active layer 91, a gate insulating layer 90, a gate layer 93, an interlayer insulating layer 94, a source / drain layer 95, a passivation layer 96, and the like. It should be noted that the structure of the driving transistor is not limited to this and can be determined according to actual needs. The second pixel driving circuit 22 has the same structure as the first pixel driving circuit 12, except that the second pixel driving circuit 22 is located in the display area, while the first pixel driving circuit 12 is located in the peripheral area 200.

[0056] Taking the first sub-pixel as an example, the first sub-pixel 11 is located above the first pixel driving circuit 12 in the thickness direction of the display panel. The first sub-pixel 11 can be a red sub-pixel, a green sub-pixel, or a blue sub-pixel. In some embodiments, it can also be a white sub-pixel or a sub-pixel of another color. Figure 2 The first sub-pixel 11 includes a first pixel electrode 80, a common electrode 83, and a light-emitting layer 82 arranged between the first pixel electrode 80 and the common electrode 83. A pixel defining layer 81 for defining each sub-pixel is also provided on the array substrate. The pixel defining layer 81 has an opening to expose the first pixel electrode 80. The light-emitting layer 82 is provided in the opening. The common electrode 83 can be a whole film layer covering the light-emitting layer 82 and the pixel defining layer 81. The active layer 91, gate layer 93, source and drain layer 95 and other metal film layers with light-shielding function in the first pixel driving circuit 12 are all located in the peripheral area 200, thereby avoiding affecting the transmittance of the transparent display area 100A. The second sub-pixel 21 has the same structure as the first sub-pixel 11, and both are located in the display area. The structure of the second pixel driving circuit 22 and the second sub-pixel 21 refers to Figure 3 .

[0057] Since the first sub-pixel 11 and its corresponding first pixel driving circuit 12 are located in different areas, the two are connected by a transparent lead 13 so that the first pixel driving circuit 12 can drive the first sub-pixel 11 to emit light. Corresponding to the first sub-pixel 11, a plurality of transparent leads 13 are also provided, such as Figure 1 16 as shown, extending symmetrically to the corresponding first pixel driving circuit 12. Transparent leads 13 are made of a transparent material with a higher light transmittance than the metal film layer in the driving circuit, and do not affect the light transmittance of the transparent display area 100A. Materials for transparent leads 13 include, but are not limited to, ITO (indium tin oxide semiconductor), silver nanowires, or graphene. Transparent leads made of these materials can achieve a light transmittance of over 70% in the transparent display area 100A, sufficient for both imaging and display.

[0058] Since the light transmittance of the transparent display area 100A disclosed herein is improved, the pixel density of the transparent display area 100A can be made higher, the same as the pixel density of the main display area 100B, thereby eliminating the graininess caused by the low pixel density of the transparent display area 100A and ensuring that the display effects of the two areas are consistent.

[0059] When fabricating the transparent lead 13, it can be provided on the same layer as existing conductive film layers, such as the first pixel electrode 80 and the source / drain layer 95, or it can be provided as an independent film layer, positioned between two insulating layers. Using an independent film layer for the transparent lead 13 can reduce the wiring density of the existing film layers in the display area and minimize interference between circuits.

[0060] For example, in one embodiment, Figure 1 All transparent leads shown in FIG are provided on the same layer. Figure 2 The transparent lead wires are shown as a separate film layer, schematically illustrating the cross-sectional structure of a sub-pixel. The display panel includes a first insulating layer 301 and a second insulating layer 302. Both insulating layers are positioned between the first pixel driver circuit 12 and the first sub-pixel 11 in the thickness direction of the display panel. The transparent lead wires 13 are positioned between the two insulating layers, each with a via provided in the layers. The transparent lead wires 13 are electrically connected to the corresponding first pixel electrode 80 and the drain electrode of the first pixel driver circuit 12 through the via.

[0061] For example, in another embodiment, Figure 1 The transparent leads 13 corresponding to the two rows of first sub-pixels shown in the figure are respectively arranged in two layers, that is, the transparent leads 13 corresponding to one row of first sub-pixels are arranged in one layer, and the transparent leads 13 corresponding to the other row of first sub-pixels are arranged in another layer. Figure 4 The figure shows a schematic diagram of a structure in which transparent leads are formed using two independently arranged film layers, schematically illustrating the cross-sectional structure of two sub-pixels. The display panel includes a first insulating layer 301, a second insulating layer 302, and a third insulating layer 303, stacked sequentially from bottom to top. Vias are provided on each of the three insulating layers. In the thickness direction of the display panel, the three insulating layers are positioned between the first pixel driving circuit 12 and the first sub-pixels 11. The transparent leads 13 corresponding to one row of first sub-pixels 11 are located between the first insulating layer 301 and the second insulating layer 302, and are electrically connected to the corresponding first pixel electrodes 80 and the drain of the first pixel driving circuit 12 via the vias. The transparent leads 13 corresponding to another row of first sub-pixels 11 are located between the second insulating layer 302 and the third insulating layer 303, and are electrically connected to the corresponding first pixel electrodes 80 and the drain of the first pixel driving circuit 12 via the vias.

[0062] In other embodiments, the transparent leads 13 corresponding to all sub-pixels can be further divided into multiple layers, such as three or four layers. Each layer of transparent leads 13 is isolated from each other by an insulating layer and electrically connected to the corresponding first pixel electrode 80 and first pixel driving circuit 12 through vias provided in the insulating layer. It will be appreciated that when the transparent leads 13 are divided into multiple layers, the wiring density of the leads can be reduced, thereby reducing parasitic capacitance, but this will increase the thickness of the display panel. Therefore, the specific process can be selected based on the actual product requirements.

[0063] As a preference, Figure 1 As shown, when multiple transparent leads 13 are located in different layers, the projections of the transparent leads 13 in different layers in the thickness direction of the display panel do not overlap, thereby minimizing the impact between the transparent leads 13 in two adjacent layers. In one embodiment, the projections of the transparent leads in different layers in the thickness direction of the display panel can also partially overlap, and the mutual impact between the transparent leads in adjacent layers can be reduced by increasing the thickness of the insulating layer at the overlapping part. For example, Figure 5 Shown is a wiring diagram of the transparent lead 13, Figure 6 for Figure 5 A partial enlarged view of the wiring method of the transparent lead 13. Figure 5 and Figure 6 The transparent leads 13 corresponding to the first sub-pixels 11 in the first row are located on the same layer, and the transparent leads 13 corresponding to the first sub-pixels 11 in the second row are located on the same layer. The two layers of transparent leads 13 partially overlap. It is understood that the less overlap, the better. Furthermore, for easier wiring, the same transparent lead 13 can be divided into multiple sections, spanning different film layers, and connected to each other via vias. This design can be tailored to the specific needs of the product during the specific process.

[0064] In order to reduce the impact of the transparent lead 13 on other film layers in the display area, the transparent lead 13 should occupy as little area of ​​the main display area 100B as possible. Figure 5 and Figure 6 The transparent lead 13 includes at least a first sub-transparent lead 131 and a second sub-transparent lead 132 connected to each other. The first sub-transparent lead 131 extends in the row direction and is located in the peripheral area 200. The second sub-transparent lead 132 extends in the column direction and is at least located in the display area. Under this structure, when the transparent lead 13 is led out from the first sub-pixel 11, it should first extend upward through the transparent display area 100A and the main display area 100B to the peripheral area 200, and then extend horizontally to the corresponding first pixel driving circuit 12. In another embodiment, referring to Figure 7As shown in the partial enlarged view of the transparent lead, the transparent lead 13 can also be first introduced to the left and right sides of the main display area 100B, and then introduced upward into the peripheral area 200, such as the transparent lead corresponding to the first sub-pixel in the second row. The above describes the wiring method of the main part of the transparent lead 13 leading out of the transparent display area 100A. Furthermore, the wiring method of the transparent lead 13 in the transparent display area 100A can also be various, such as Figure 1 The first sub-pixels 11 in the first row are directly led upward, and the first sub-pixels 11 in the second row are directly led downward; Figure 6 The first sub-pixel 11 in the first row is directly led upward, while the first sub-pixel 11 in the second row is first led to the right and then upward; Figure 7 The first sub-pixels 11 in the first row are directly led upward, while the first sub-pixels 11 in the second row are first led upward and then to the left and right. On the other hand, in order to make the resistance of each transparent lead 13 similar, the transparent leads 13 connected to the first sub-pixels at different positions can be arranged in a reasonable manner so as to have similar lengths. For example, Figure 8 The transparent lead 13 of the first sub-pixel in the first row is connected to the first pixel driving circuit 12 which is farther away, while the transparent lead 13 of the first sub-pixel in the second row is connected to the first pixel driving circuit 12 which is closer. As a result, the lengths of all transparent leads 13 are similar, and thus they have similar resistances, thereby ensuring that the display effects of different first sub-pixels 11 are consistent. Figure 6-Figure 8 The enlarged view only shows the structure of the two-layer transparent lead. Figure 9 , Figure 9 and Figure 6 The difference is that the transparent leads in this figure are arranged in three layers: the transparent leads corresponding to the first sub-pixels 11 in the first row are in one row, the transparent leads corresponding to the two first sub-pixels 11 on the left and right sides of the second row are in one row, and the transparent leads corresponding to the two first sub-pixels 11 in the middle of the left and right sides of the second row are in one row. In short, the wiring paths and number of wiring layers of the transparent leads 13 can be various, and can be designed according to the actual product requirements in the specific process.

[0065] In this exemplary embodiment, the entire display area adopts the form of bilateral driving. Figure 1 and Figure 5The peripheral area 200 of the display panel includes a plurality of first gate drive circuits 14 and a plurality of first scan lines 15 that are symmetrical. The first scan lines 15 connect the first gate drive circuits 14 and the first pixel drive circuits 12, so that the first gate drive circuits 14 provide scan signals to the first pixel drive circuits 12. The peripheral area 200 of the display panel also includes a plurality of second gate drive circuits 23 and a plurality of second scan lines 24. The second scan lines 24 extend to the main display area 100B to connect the second gate drive circuits 23 in the peripheral area 200 with the second pixel drive circuits 22 in the main display area 100B, so that the second gate drive circuits 23 provide scan signals to the second pixel drive circuits 22. In this embodiment, the gate drive circuits of the transparent display area 100A and the main display area 100B are separated. The independently provided first gate drive circuits 14 provide scan signals to the first pixel drive circuits 12 that have moved to the peripheral area 200. This facilitates independent control of the display effect of the transparent display area 100A to meet different shooting or display requirements.

[0066] In this embodiment, each first gate driver circuit 14 and each first pixel driver circuit 12 are located on the same side of the transparent display area 100A, namely, the peripheral area 200 above the display area in the figure. This shortens the length of the transparent lead 13 and the first scan line 15, thereby reducing resistance. In other embodiments, when the transparent display area 100A is located in a corner of the display area, each first gate driver circuit 14 and each first pixel driver circuit 12 may also be located on the left or right side of the transparent display area 100A.

[0067] In this embodiment, the first sub-pixels 11 corresponding to the first pixel driving circuits 12 connected to the first gate driving circuit 14 are located in the same row. Figure 1 The first pixel driving circuits 12 corresponding to the four first sub-pixels 11 on the left side of the first row are connected to the same first gate driving circuit 14, and the first pixel driving circuits 12 corresponding to the four first sub-pixels 11 on the right side of the first row are connected to the same first gate driving circuit 14. The same applies to the second row. In this way, row scanning can be achieved.

[0068] In order to facilitate the arrangement of circuits, the first pixel driving circuits 12 connected to the first sub-pixels in the same row form a pixel driving circuit island 121. The pixel driving circuit islands 121 are arranged along the row direction on one side of the peripheral area 200 close to the transparent display area 100A. Figure 1The first pixel driving circuits 12 corresponding to the four first sub-pixels 11 on the left side of the first row form a pixel driving circuit island 121, which is connected to a first gate driving circuit 14. The first pixel driving circuits 12 corresponding to the four first sub-pixels 11 on the right side of the first row form a pixel driving circuit island 121, which is also connected to a first gate driving circuit 14. The same applies to the second row. The four pixel driving circuit islands 121 are arranged along the row direction in the peripheral area 200 above the transparent display area 100A. This allows all first pixel driving circuits 12 to be as close as possible to the corresponding first sub-pixels 11, thereby shortening the length of the transparent lead 13. Arranging them along the row direction also reduces the width of the peripheral area 200, achieving a narrow bezel configuration. In other embodiments, the first pixel driving circuits 12 connected to the first sub-pixels 11 in each row can also form multiple pixel driving circuit islands 121, and the multiple pixel driving circuit islands 121 are arranged along the row direction to achieve a narrow bezel configuration. Of course, when the number of pixel driving circuit islands 121 is large, the multiple pixel driving circuit islands 121 can also be arranged in the column direction.

[0069] Furthermore, the first pixel driving circuits 12 within each pixel driving circuit island 121 are also arranged along the row direction. Thus, the first scan line 15 extending along the row direction can simultaneously connect the first pixel driving circuits 12 within the same pixel driving circuit island 121, thereby shortening the length of the first scan line 15. Furthermore, the arrangement order of the four first pixel driving circuits 12 within each pixel driving circuit island 121 is consistent with the arrangement order of the corresponding four first sub-pixels 11, thereby preventing the transparent leads 13 from crossing each other. The arrangement order here refers to the order from left to right.

[0070] It should be noted that in the above embodiment, different first gate driver circuits 14 are used to drive the first sub-pixels 11 in different rows. In another embodiment, a single first gate driver circuit 14 can drive multiple rows of first sub-pixels 11, or even all rows of first sub-pixels 11. This further reduces wiring space. In actual products, the number of first gate driver circuits 14 can be determined based on the space and the number of pixel rows.

[0071] When there are multiple first gate driving circuits 14, the arrangement of the first gate driving circuits 14 in the peripheral area is as follows: Figure 10-13 , Figure 10-13 Taking the five first gate driving circuits 14 located on the same side as an example, different arrangements are shown. In the figure, the five pixel driving circuit islands 121 are arranged along the row direction. Figure 10 As shown, the five first gate drive circuits 14 are arranged in an arc shape. Figure 11 As shown, the five first gate drive circuits 14 are arranged in a stepped manner. Figure 12 and Figure 13 As shown, the five first gate driver circuits 14 are all arranged along the row direction, the difference being that the first gate driver circuits 14 are arranged in different directions. Regardless of the arrangement, the five first gate driver circuits 14 are preferably arranged in the order of the arrangement of the corresponding pixel driver circuit islands 121 to shorten the length of each first scan line 15 and prevent the first scan lines 15 from crossing each other.

[0072] The arrangement of the plurality of second gate driving circuits 23 in the peripheral area 200 can be as follows: Figure 1 The second scanning lines 24 corresponding to the second gate drive circuit 23 extend in the row direction to the main display area 100B to drive the corresponding pixel rows. In the portion of the pixel row corresponding to the transparent display area 100A in the main display area 100B, the extending direction of the second scanning lines 24 is set according to the specific conditions of the display panel. Figure 1 In the exemplary embodiment shown, since the transparent display area 100A is located in the center of the display area and the main display area 100B is symmetrical on both sides, the second scan line 24 in this area is cut off when it extends to the transparent display area 100A in the row direction. Figure 14 In other exemplary embodiments, the transparent display area 100A is not located in the center of the display area, and the left and right sides of the main display area 100B are asymmetrical. In this case, the second scan line 24 of this area extends in the row direction and bypasses the edge of the transparent display area 100A to avoid different loads on both sides, such as Figure 15 shown.

[0073] In this exemplary embodiment, the display panel further includes a plurality of first data lines 16 , and the first data lines 16 are used to provide data signals to the pixel columns where the transparent display area 100A is located. Figure 16The arrangement of the first data line 16 is shown. The first data line 16 is led out from the data signal driving end (not shown in the figure, usually arranged above the display area), connected to the source of the first pixel driving circuit 12 corresponding to the first sub-pixel 11 in the peripheral area 200, further extended to the display area, bypassed the edge of the transparent display area 100A, and connected to the source of the second pixel driving circuit 22 located in the same column as the first sub-pixel 11 in the main display area 100B. In this way, the first data line 16 provides data signals to the sub-pixels located in the same column of the transparent display area 100A and the main display area 100B without affecting the transmittance of the transparent display area 100A. It is understood that in the transparent display area 100A, the first data lines 16 connected to the first pixel driver circuits 12 corresponding to the two first sub-pixels 11 located in the same column can be combined. Taking the second and seventh first pixel driver circuits 12 on the left side of the figure as an example, the first sub-pixels 11 corresponding to these two first pixel driver circuits 12 are located in the same column. Therefore, the first data lines 16 connected to these two first pixel driver circuits 12 can be combined, then bypass the edge of the transparent display area 100A and connect to the source electrode of the second pixel driver circuit 22 corresponding to the second sub-pixel 21 located in the same column below. The data signals of other pixel columns in the main display area 100B can be provided via conventional second data lines extending along the column direction, which will not be further described here.

[0074] Reference Figure 17 This is a timing diagram of the display panel of the present disclosure when displaying. The transparent display area 100A is scanned before the main display area 100B. That is, the start signal of the first gate drive circuit 14 starts n cycles in advance (n is the number of pixel rows in the transparent display area 100A). During these n cycles, the first gate drive circuit 14 corresponding to the transparent display area 100A scans row by row, and each first data line 16 provides a data signal for the pixel of the transparent display area 100A. After n cycles, the second gate drive circuit 23 starts scanning row by row. At this time, the data line corresponding to the main display area 100B provides the data signal for the pixel of the main display area 100B. This achieves full-screen display. When the transparent display area 100A needs to be photographed, the first data line 16 can provide a black screen signal so that the transparent display area 100A does not display the picture, so that it can be photographed.

[0075] The above exemplary embodiment illustrates a display panel having a single transparent display area 100A, with the transparent display area 100A located at the top center of the display panel and driven using bilateral drive. Those skilled in the art will appreciate that, in other embodiments, multiple transparent display areas 100A can be provided in the display panel, with the first pixel drive circuit 12 within each transparent display area 100A disposed in the peripheral area 200 to improve light transmittance. Furthermore, when the transparent display area 100A is not located on the axis of symmetry, the wiring positions of the first pixel drive circuit 12 and the transparent leads 13 can be designed based on the actual space available. Furthermore, the display panel disclosed herein can also be driven using a unilateral drive method.

[0076] The present disclosure also provides a display device comprising the display panel described above and a camera. The camera is disposed on the backlight side of the display panel and corresponds to the transparent display area 100A. Because the light transmittance of the transparent display area 100A corresponding to the camera is improved, good camera photography is ensured. Therefore, the display device of the present disclosure achieves both good display quality and excellent under-screen photography.

[0077] Although relative terms such as "upper" and "lower" are used in this specification to describe the relationship of one illustrated component to another, these terms are used herein for convenience only, such as in accordance with the orientation of the illustrations in the accompanying drawings. It will be understood that if the illustrated device were flipped upside down, the component described as "upper" would become the component "lower." When a structure is referred to as "on" another structure, this may mean that the structure is integrally formed with the other structure, that the structure is "directly" disposed on the other structure, or that the structure is "indirectly" disposed on the other structure via the other structure.

[0078] The terms "a," "an," "the," "said," and "at least one" are used to indicate the presence of one or more elements / components / etc.; the terms "comprising" and "having" are used to express an open-ended inclusive meaning and mean that additional elements / components / etc. may be present in addition to the listed elements / components / etc.

[0079] Those skilled in the art will readily appreciate other embodiments of the present disclosure after considering the specification and practicing the invention disclosed herein. This application is intended to cover any variations, uses, or adaptations of the present disclosure that follow the general principles of the present disclosure and include common knowledge or customary techniques in the art not disclosed herein. The description and examples are to be considered as exemplary only, with the true scope and spirit of the present disclosure being indicated by the appended claims.

Claims

1. A display panel, wherein: The display panel comprises a display area and a peripheral area, wherein the display area comprises a main display area and a transparent display area. The display panel comprises: at least one first sub-pixel, located in the transparent display area, wherein the first sub-pixel comprises a first pixel electrode; at least one first pixel driving circuit, located in the peripheral area; at least one transparent lead connecting the first pixel electrode and the first pixel driving circuit so that the first pixel driving circuit drives the first sub-pixel to emit light; The display panel further includes: a plurality of first gate driving circuits located in the peripheral area and arranged along a row direction; a plurality of first scan lines located in the peripheral area, the first scan lines connecting the first gate driving circuits and the first pixel driving circuits so that the first gate driving circuits provide scan signals to the first pixel driving circuits; Each of the first gate driving circuits and each of the first pixel driving circuits is arranged on the same side of the transparent display area; all of the first sub-pixels are divided into multiple rows, and each of the first sub-pixels corresponding to at least one of the first gate driving circuits is located in the same row; each of the first pixel driving circuits connected to the first sub-pixels located in the same row forms one or more pixel driving circuit islands, and each of the pixel driving circuit islands is arranged along the row direction on a side of the peripheral area close to the transparent display area, and the arrangement order of the multiple first gate driving circuits is the same as the arrangement order of the corresponding multiple pixel driving circuit islands.

2. The display panel according to claim 1, wherein At least two of the transparent leads are located in different layers, and projections of the transparent leads located in different layers in the thickness direction of the display panel overlap.

3. The display panel according to claim 1, wherein: The transparent lead includes a first sub-transparent lead and a second sub-transparent lead connected to each other. The first sub-transparent lead extends along a row direction and is located in the peripheral area. The second sub-transparent lead extends along a column direction and is at least located in the display area.

4. The display panel according to claim 1, wherein: The material of the transparent lead is ITO, nano silver wire or graphene.

5. The display panel according to claim 1, wherein: The pixel driving circuits in the pixel driving circuit island are arranged along a row direction, and the first scanning lines corresponding to the pixel driving circuit islands extend along the row direction and sequentially connect the pixel driving circuits in the pixel driving circuit islands. The display panel according to claim 1 , wherein: The display panel further includes: at least one second sub-pixel, located in the main display area, wherein the second sub-pixel comprises a second sub-pixel electrode; at least one second pixel driving circuit, located in the main display area and electrically connected to the second sub-pixel electrode, the second pixel driving circuit driving the second sub-pixel to emit light; The transparent display area and the main display area have the same pixel density.

7. The display panel according to claim 6, wherein: The display panel further includes: at least one second gate driving circuit, located in the peripheral area; At least one second scan line is located in the peripheral area and the display area, and the second scan line connects the second gate driving circuit and the second pixel driving circuit so that the second gate driving circuit provides a scan signal to the second pixel driving circuit.

8. The display panel according to claim 7, wherein: The display panel further includes: A plurality of first data lines connect the first pixel driving circuit and the second pixel driving circuit corresponding to the first sub-pixels and the second sub-pixels located in the same column. The first data lines extend along the column direction and bypass the edge of the transparent display area.

9. A display device, wherein: It comprises a display panel and a camera as described in any one of claims 1 to 8, wherein the camera is arranged on the backlight side of the display panel and corresponds to the transparent display area.

Citation Information

Patent Citations

  • Display screen and electronic equipment

    CN108389879A

  • Display panel and electronic equipment

    CN110491917A

  • Display substrate and display device

    CN111179831A